CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG
CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG,
CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG, 0, 3),