CLK_CON_DIV_DIV_CLKCMU_DPU_ALT
CLK_CON_DIV_DIV_CLKCMU_DPU_ALT, 0, 4),
CLK_CON_DIV_DIV_CLKCMU_DPU_ALT,