CLK_CON_DIV_DIV_CLKCMU_CIS_CLK7
"mout_cmu_mux_cis_clk7", CLK_CON_DIV_DIV_CLKCMU_CIS_CLK7, 0, 5),
CLK_CON_DIV_DIV_CLKCMU_CIS_CLK7,