CLK_CON_DIV_DIV_CLKCMU_CIS_CLK5
"mout_cmu_mux_cis_clk5", CLK_CON_DIV_DIV_CLKCMU_CIS_CLK5, 0, 5),
CLK_CON_DIV_DIV_CLKCMU_CIS_CLK5,