CLK_CON_DIV_DIV_CLKCMU_CIS_CLK4
"mout_cmu_mux_cis_clk4", CLK_CON_DIV_DIV_CLKCMU_CIS_CLK4, 0, 5),
CLK_CON_DIV_DIV_CLKCMU_CIS_CLK4,