CLK_CON_DIV_DIV_CLKCMU_CIS_CLK2
"mout_cmu_mux_cis_clk2", CLK_CON_DIV_DIV_CLKCMU_CIS_CLK2, 0, 5),
CLK_CON_DIV_DIV_CLKCMU_CIS_CLK2,