CLK_CON_DIV_DIV_CLKCMU_CIS_CLK0
"mout_cmu_mux_cis_clk0", CLK_CON_DIV_DIV_CLKCMU_CIS_CLK0, 0, 5),
CLK_CON_DIV_DIV_CLKCMU_CIS_CLK0,