CLK_CON_DIV_CLK_FSYS_EQOS_2P5
CLK_CON_DIV_CLK_FSYS_EQOS_2P5,
CLK_CON_DIV_CLK_FSYS_EQOS_2P5, 0, 4, CLK_SET_RATE_PARENT, 0),