CLK_CON_DIV_CLKCMU_VIP0_CORE
CLK_CON_DIV_CLKCMU_VIP0_CORE,
"mout_clkcmu_vip0_core", CLK_CON_DIV_CLKCMU_VIP0_CORE, 0, 4, CLK_SET_RATE_PARENT, 0),