CLK_CON_DIV_CLKCMU_DLP_CORE
CLK_CON_DIV_CLKCMU_DLP_CORE,
"mout_clkcmu_dlp_core", CLK_CON_DIV_CLKCMU_DLP_CORE, 0, 4, CLK_SET_RATE_PARENT, 0),