gpio3_gate
clk[gpio3_gate] = imx_clk_gate2("gpio3_gate", "ipg", base + MX35_CCM_CGR1, 6);
clk_prepare_enable(clk[gpio3_gate]);