g2_tile_e
hantro_reg_write(vpu, &g2_tile_e, tiles_enabled);
hantro_reg_write(ctx->dev, &g2_tile_e, 1);
hantro_reg_write(ctx->dev, &g2_tile_e, 0);