fclk0
fclk - fclk0);
for (i = fclk0; i <= fclk3; i++) {
int enable = !!(fclk_enable & BIT(i - fclk0));
SLCR_FPGA0_CLK_CTRL + 0x10 * (i - fclk0),