B_P0_TSSI_MV_MIX
rtw89_phy_write32_mask(rtwdev, R_P0_TSSI_MV_AVG, B_P0_TSSI_MV_MIX, 0x010);
B_P0_TSSI_MV_MIX, 0x010);