CLK_BRG
#define CLK_BRG 0x40 /* internal baud rate generator */
CLK_BRG /* experimental fullduplex mode with DPLL/BRG for */