mmCPU_IF_TPC_SERR_INTR_MASK
#define mmCPU_IF_TPC_SERR_INTR_MASK 0x442308
#define mmCPU_IF_TPC_SERR_INTR_MASK 0x4CC1308