MISC1
#define MISC1 GENMASK(31, 24)
#define MISC1 0x2D /* Miscellaneous Control I */
#define MISC1 VDREG2(0x194)