B0_R2_CSR
B0_R2_CSR = 0x0064,
#define B0_R2_CSR 0x0074 /* 32 bit BMU control/status reg (rec q 2)(DV)*/