#ifdef __LINUX
#include <linux/kernel.h>
#include <linux/types.h>
#include <asm/byteorder.h>
#endif
#ifdef USER_LINUX
#include <stdio.h>
#include <unistd.h>
#include <sys/types.h>
#include <sys/socket.h>
#include <netinet/in.h>
#include <arpa/inet.h>
#include <sys/ioctl.h>
#include <net/if.h>
#include <linux/sockios.h>
#include <string.h>
#include <malloc.h>
#endif
#ifdef __FreeBSD__
#include <sys/types.h>
#endif
#include "bcmtype.h"
#ifdef EDEBUG
#include "edebug_types.h"
#endif
#include "clc.h"
#include "grc_addr.h"
#include "bigmac_addresses.h"
#include "emac_reg_driver.h"
#include "misc_bits.h"
#include "57712_reg.h"
#include "clc_reg.h"
#include "dev_info.h"
#include "license.h"
#include "shmem.h"
#include "aeu_inputs.h"
typedef elink_status_t (*read_sfp_module_eeprom_func_p)(struct elink_phy *phy,
struct elink_params *params,
u8 dev_addr, u16 addr, u8 byte_cnt,
u8 *o_buf, u8);
#define ELINK_ETH_HLEN 14
#define ELINK_ETH_OVREHEAD (ELINK_ETH_HLEN + 8 + 8)
#define ELINK_ETH_MIN_PACKET_SIZE 60
#define ELINK_ETH_MAX_PACKET_SIZE 1500
#define ELINK_ETH_MAX_JUMBO_PACKET_SIZE 9600
#define ELINK_MDIO_ACCESS_TIMEOUT 1000
#define WC_LANE_MAX 4
#define I2C_SWITCH_WIDTH 2
#define I2C_BSC0 0
#define I2C_BSC1 1
#define I2C_WA_RETRY_CNT 3
#define I2C_WA_PWR_ITER (I2C_WA_RETRY_CNT - 1)
#define MCPR_IMC_COMMAND_READ_OP 1
#define MCPR_IMC_COMMAND_WRITE_OP 2
#define LED_BLINK_RATE_VAL_E3 354
#define LED_BLINK_RATE_VAL_E1X_E2 480
#define MSLEEP(cb, ms) elink_cb_udelay(cb, 1000*ms)
#define USLEEP(cb, us) elink_cb_udelay(cb, us)
#define REG_RD(cb, reg) elink_cb_reg_read(cb, reg)
#define REG_WR(cb, reg, val) elink_cb_reg_write(cb, reg, val)
#define EMAC_RD(cb, reg) REG_RD(cb, emac_base + reg)
#define EMAC_WR(cb, reg, val) REG_WR(cb, emac_base + reg, val)
#define REG_WR_DMAE(cb, offset, wb_data, len) \
elink_cb_reg_wb_write(cb, offset, wb_data, len)
#define REG_RD_DMAE(cb, offset, wb_data, len) \
elink_cb_reg_wb_read(cb, offset, wb_data, len)
#define PATH_ID(cb) elink_cb_path_id(cb)
#define ELINK_SET_GPIO elink_cb_gpio_write
#define ELINK_SET_MULT_GPIO elink_cb_gpio_mult_write
#define ELINK_GET_GPIO elink_cb_gpio_read
#define ELINK_SET_GPIO_INT elink_cb_gpio_int_write
#ifndef OFFSETOF
#define OFFSETOF(_s, _m) ((u32) ((u8 *)(&((_s *) 0)->_m) - \
(u8 *)((u8 *) 0)))
#endif
#define CHIP_REV_SHIFT 12
#define CHIP_REV_MASK (0xF<<CHIP_REV_SHIFT)
#define CHIP_REV(_chip_id) ((_chip_id) & CHIP_REV_MASK)
#define CHIP_REV_Ax (0x0<<CHIP_REV_SHIFT)
#define CHIP_REV_Bx (0x1<<CHIP_REV_SHIFT)
#define CHIP_REV_IS_SLOW(_chip_id) \
(CHIP_REV(_chip_id) > 0x00005000)
#define CHIP_REV_IS_FPGA(_chip_id) \
(CHIP_REV_IS_SLOW(_chip_id)&& \
(CHIP_REV(_chip_id) & 0x00001000))
#define CHIP_REV_IS_EMUL(_chip_id) \
(CHIP_REV_IS_SLOW(_chip_id)&& \
!(CHIP_REV(_chip_id) & 0x00001000))
#define CHIP_NUM(_chip_id) (_chip_id >> 16)
#define CHIP_NUM_57710 0x164e
#define CHIP_NUM_57711 0x164f
#define CHIP_NUM_57711E 0x1650
#define CHIP_NUM_57712 0x1662
#define CHIP_NUM_57712E 0x1663
#define CHIP_NUM_57713 0x1651
#define CHIP_NUM_57713E 0x1652
#define CHIP_NUM_57840_OBSOLETE 0x168d
#define CHIP_NUM_57840_4_10 0x16a1
#define CHIP_NUM_57840_2_20 0x16a2
#define CHIP_NUM_57810 0x168e
#define CHIP_NUM_57800 0x168a
#define CHIP_NUM_57811 0x163d
#define CHIP_NUM_57811_MF 0x163e
#define CHIP_IS_E1(_chip_id) (CHIP_NUM(_chip_id) == \
CHIP_NUM_57710)
#define CHIP_IS_E1X(_chip_id) ((CHIP_NUM(_chip_id) == \
CHIP_NUM_57710) || \
(CHIP_NUM(_chip_id) == \
CHIP_NUM_57711) || \
(CHIP_NUM(_chip_id) == \
CHIP_NUM_57711E))
#define CHIP_IS_E2(_chip_id) ((CHIP_NUM(_chip_id) == \
CHIP_NUM_57712) || \
(CHIP_NUM(_chip_id) == \
CHIP_NUM_57712E) || \
(CHIP_NUM(_chip_id) == \
CHIP_NUM_57713) || \
(CHIP_NUM(_chip_id) == \
CHIP_NUM_57713E))
#define CHIP_IS_57711(_chip_id) (CHIP_NUM(_chip_id) == \
CHIP_NUM_57711)
#define CHIP_IS_57711E(_chip_id) (CHIP_NUM(_chip_id) == \
CHIP_NUM_57711E)
#define DO_CHIP_IS_E3(_chip_family) ((_chip_family == 0x1630) || \
(_chip_family == 0x1680) || \
(_chip_family == 0x16a0))
#define CHIP_IS_E3(_chip_id) (DO_CHIP_IS_E3(((CHIP_NUM(_chip_id)) & 0xfff0)))
#define CHIP_REV_SIM(_p) (((0xF - (CHIP_REV(_p) >> CHIP_REV_SHIFT)) \
>>1) << CHIP_REV_SHIFT)
#define CHIP_IS_E3B0(_p) (CHIP_IS_E3(_p) && \
((CHIP_REV(_p) == CHIP_REV_Bx) || \
(CHIP_REV_SIM(_p) == CHIP_REV_Bx)))
#define CHIP_IS_E3A0(_p) (CHIP_IS_E3(_p) && \
((CHIP_REV(_p) == CHIP_REV_Ax) || \
(CHIP_REV_SIM(_p) == CHIP_REV_Ax)))
#define ELINK_USES_WARPCORE(_chip_id) (CHIP_IS_E3(_chip_id))
#define SHMEM2_RD(cb, shmem2_base, _field) \
REG_RD(cb, shmem2_base + \
OFFSETOF(struct shmem2_region, \
_field))
#define SHMEM2_HAS(cb, shmem2_base, field) (shmem2_base && \
(SHMEM2_RD(cb, shmem2_base, size) > \
OFFSETOF(struct shmem2_region, field)))
#ifndef NULL
#define NULL ((void *) 0)
#endif
#define ELINK_NIG_LATCH_BC_ENABLE_MI_INT 0
#define ELINK_NIG_STATUS_EMAC0_MI_INT \
NIG_STATUS_INTERRUPT_PORT0_REG_STATUS_EMAC0_MISC_MI_INT
#define ELINK_NIG_STATUS_XGXS0_LINK10G \
NIG_STATUS_INTERRUPT_PORT0_REG_STATUS_XGXS0_LINK10G
#define ELINK_NIG_STATUS_XGXS0_LINK_STATUS \
NIG_STATUS_INTERRUPT_PORT0_REG_STATUS_XGXS0_LINK_STATUS
#define ELINK_NIG_STATUS_XGXS0_LINK_STATUS_SIZE \
NIG_STATUS_INTERRUPT_PORT0_REG_STATUS_XGXS0_LINK_STATUS_SIZE
#define ELINK_NIG_STATUS_SERDES0_LINK_STATUS \
NIG_STATUS_INTERRUPT_PORT0_REG_STATUS_SERDES0_LINK_STATUS
#define ELINK_NIG_MASK_MI_INT \
NIG_MASK_INTERRUPT_PORT0_REG_MASK_EMAC0_MISC_MI_INT
#define ELINK_NIG_MASK_XGXS0_LINK10G \
NIG_MASK_INTERRUPT_PORT0_REG_MASK_XGXS0_LINK10G
#define ELINK_NIG_MASK_XGXS0_LINK_STATUS \
NIG_MASK_INTERRUPT_PORT0_REG_MASK_XGXS0_LINK_STATUS
#define ELINK_NIG_MASK_SERDES0_LINK_STATUS \
NIG_MASK_INTERRUPT_PORT0_REG_MASK_SERDES0_LINK_STATUS
#define ELINK_MDIO_AN_CL73_OR_37_COMPLETE \
(MDIO_GP_STATUS_TOP_AN_STATUS1_CL73_AUTONEG_COMPLETE | \
MDIO_GP_STATUS_TOP_AN_STATUS1_CL37_AUTONEG_COMPLETE)
#define ELINK_XGXS_RESET_BITS \
(MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_XGXS0_RSTB_HW | \
MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_XGXS0_IDDQ | \
MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_XGXS0_PWRDWN | \
MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_XGXS0_PWRDWN_SD | \
MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_XGXS0_TXD_FIFO_RSTB)
#define ELINK_SERDES_RESET_BITS \
(MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_SERDES0_RSTB_HW | \
MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_SERDES0_IDDQ | \
MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_SERDES0_PWRDWN | \
MISC_REGISTERS_RESET_REG_3_MISC_NIG_MUX_SERDES0_PWRDWN_SD)
#define ELINK_AUTONEG_CL37 SHARED_HW_CFG_AN_ENABLE_CL37
#define ELINK_AUTONEG_CL73 SHARED_HW_CFG_AN_ENABLE_CL73
#define ELINK_AUTONEG_BAM SHARED_HW_CFG_AN_ENABLE_BAM
#define ELINK_AUTONEG_PARALLEL \
SHARED_HW_CFG_AN_ENABLE_PARALLEL_DETECTION
#define ELINK_AUTONEG_SGMII_FIBER_AUTODET \
SHARED_HW_CFG_AN_EN_SGMII_FIBER_AUTO_DETECT
#define ELINK_AUTONEG_REMOTE_PHY SHARED_HW_CFG_AN_ENABLE_REMOTE_PHY
#define ELINK_GP_STATUS_PAUSE_RSOLUTION_TXSIDE \
MDIO_GP_STATUS_TOP_AN_STATUS1_PAUSE_RSOLUTION_TXSIDE
#define ELINK_GP_STATUS_PAUSE_RSOLUTION_RXSIDE \
MDIO_GP_STATUS_TOP_AN_STATUS1_PAUSE_RSOLUTION_RXSIDE
#define ELINK_GP_STATUS_SPEED_MASK \
MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_MASK
#define ELINK_GP_STATUS_10M MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_10M
#define ELINK_GP_STATUS_100M MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_100M
#define ELINK_GP_STATUS_1G MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_1G
#define ELINK_GP_STATUS_2_5G MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_2_5G
#define ELINK_GP_STATUS_5G MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_5G
#define ELINK_GP_STATUS_6G MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_6G
#define ELINK_GP_STATUS_10G_HIG \
MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_10G_HIG
#define ELINK_GP_STATUS_10G_CX4 \
MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_10G_CX4
#define ELINK_GP_STATUS_1G_KX MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_1G_KX
#define ELINK_GP_STATUS_10G_KX4 \
MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_10G_KX4
#define ELINK_GP_STATUS_10G_KR MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_10G_KR
#define ELINK_GP_STATUS_10G_XFI MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_10G_XFI
#define ELINK_GP_STATUS_20G_DXGXS MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_20G_DXGXS
#define ELINK_GP_STATUS_10G_SFI MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_10G_SFI
#define ELINK_GP_STATUS_20G_KR2 MDIO_GP_STATUS_TOP_AN_STATUS1_ACTUAL_SPEED_20G_KR2
#define ELINK_LINK_10THD LINK_STATUS_SPEED_AND_DUPLEX_10THD
#define ELINK_LINK_10TFD LINK_STATUS_SPEED_AND_DUPLEX_10TFD
#define ELINK_LINK_100TXHD LINK_STATUS_SPEED_AND_DUPLEX_100TXHD
#define ELINK_LINK_100T4 LINK_STATUS_SPEED_AND_DUPLEX_100T4
#define ELINK_LINK_100TXFD LINK_STATUS_SPEED_AND_DUPLEX_100TXFD
#define ELINK_LINK_1000THD LINK_STATUS_SPEED_AND_DUPLEX_1000THD
#define ELINK_LINK_1000TFD LINK_STATUS_SPEED_AND_DUPLEX_1000TFD
#define ELINK_LINK_1000XFD LINK_STATUS_SPEED_AND_DUPLEX_1000XFD
#define ELINK_LINK_2500THD LINK_STATUS_SPEED_AND_DUPLEX_2500THD
#define ELINK_LINK_2500TFD LINK_STATUS_SPEED_AND_DUPLEX_2500TFD
#define ELINK_LINK_2500XFD LINK_STATUS_SPEED_AND_DUPLEX_2500XFD
#define ELINK_LINK_10GTFD LINK_STATUS_SPEED_AND_DUPLEX_10GTFD
#define ELINK_LINK_10GXFD LINK_STATUS_SPEED_AND_DUPLEX_10GXFD
#define ELINK_LINK_20GTFD LINK_STATUS_SPEED_AND_DUPLEX_20GTFD
#define ELINK_LINK_20GXFD LINK_STATUS_SPEED_AND_DUPLEX_20GXFD
#define ELINK_LINK_UPDATE_MASK \
(LINK_STATUS_SPEED_AND_DUPLEX_MASK | \
LINK_STATUS_LINK_UP | \
LINK_STATUS_PHYSICAL_LINK_FLAG | \
LINK_STATUS_AUTO_NEGOTIATE_COMPLETE | \
LINK_STATUS_RX_FLOW_CONTROL_FLAG_MASK | \
LINK_STATUS_TX_FLOW_CONTROL_FLAG_MASK | \
LINK_STATUS_PARALLEL_DETECTION_FLAG_MASK | \
LINK_STATUS_LINK_PARTNER_SYMMETRIC_PAUSE | \
LINK_STATUS_LINK_PARTNER_ASYMMETRIC_PAUSE)
#define ELINK_SFP_EEPROM_CON_TYPE_ADDR 0x2
#define ELINK_SFP_EEPROM_CON_TYPE_VAL_UNKNOWN 0x0
#define ELINK_SFP_EEPROM_CON_TYPE_VAL_LC 0x7
#define ELINK_SFP_EEPROM_CON_TYPE_VAL_COPPER 0x21
#define ELINK_SFP_EEPROM_CON_TYPE_VAL_RJ45 0x22
#define ELINK_SFP_EEPROM_10G_COMP_CODE_ADDR 0x3
#define ELINK_SFP_EEPROM_10G_COMP_CODE_SR_MASK (1<<4)
#define ELINK_SFP_EEPROM_10G_COMP_CODE_LR_MASK (1<<5)
#define ELINK_SFP_EEPROM_10G_COMP_CODE_LRM_MASK (1<<6)
#define ELINK_SFP_EEPROM_10G_COMP_CODE_ER_MASK (1<<7)
#define ELINK_SFP_EEPROM_1G_COMP_CODE_ADDR 0x6
#define ELINK_SFP_EEPROM_1G_COMP_CODE_SX (1<<0)
#define ELINK_SFP_EEPROM_1G_COMP_CODE_LX (1<<1)
#define ELINK_SFP_EEPROM_1G_COMP_CODE_CX (1<<2)
#define ELINK_SFP_EEPROM_1G_COMP_CODE_BASE_T (1<<3)
#define ELINK_SFP_EEPROM_FC_TX_TECH_ADDR 0x8
#define ELINK_SFP_EEPROM_FC_TX_TECH_BITMASK_COPPER_PASSIVE 0x4
#define ELINK_SFP_EEPROM_FC_TX_TECH_BITMASK_COPPER_ACTIVE 0x8
#define ELINK_SFP_EEPROM_OPTIONS_ADDR 0x40
#define ELINK_SFP_EEPROM_OPTIONS_LINEAR_RX_OUT_MASK 0x1
#define ELINK_SFP_EEPROM_OPTIONS_SIZE 2
#define ELINK_EDC_MODE_LINEAR 0x0022
#define ELINK_EDC_MODE_LIMITING 0x0044
#define ELINK_EDC_MODE_PASSIVE_DAC 0x0055
#define ELINK_EDC_MODE_ACTIVE_DAC 0x0066
#define DCBX_INVALID_COS (0xFF)
#define ELINK_ETS_BW_LIMIT_CREDIT_UPPER_BOUND (0x5000)
#define ELINK_ETS_BW_LIMIT_CREDIT_WEIGHT (0x5000)
#define ELINK_ETS_E3B0_NIG_MIN_W_VAL_UP_TO_10GBPS (1360)
#define ELINK_ETS_E3B0_NIG_MIN_W_VAL_20GBPS (2720)
#define ELINK_ETS_E3B0_PBF_MIN_W_VAL (10000)
#define ELINK_MAX_PACKET_SIZE (9700)
#ifdef INCLUDE_WARPCORE_UC_LOAD
#define ELINK_WC_UC_TIMEOUT 1000
#define ELINK_WC_RDY_TIMEOUT_MSEC 100
#endif
#define MAX_KR_LINK_RETRY 4
#define CL22_WR_OVER_CL45(_cb, _phy, _bank, _addr, _val) \
elink_cl45_write(_cb, _phy, \
(_phy)->def_md_devad, \
(_bank + (_addr & 0xf)), \
_val)
#define CL22_RD_OVER_CL45(_cb, _phy, _bank, _addr, _val) \
elink_cl45_read(_cb, _phy, \
(_phy)->def_md_devad, \
(_bank + (_addr & 0xf)), \
_val)
#ifdef BNX2X_ADD
static int elink_check_half_open_conn(struct elink_params *params,
struct elink_vars *vars, u8 notify);
static int elink_sfp_module_detection(struct elink_phy *phy,
struct elink_params *params);
#endif
static u32 elink_bits_en(struct elink_dev *cb, u32 reg, u32 bits)
{
u32 val = REG_RD(cb, reg);
val |= bits;
REG_WR(cb, reg, val);
return val;
}
static u32 elink_bits_dis(struct elink_dev *cb, u32 reg, u32 bits)
{
u32 val = REG_RD(cb, reg);
val &= ~bits;
REG_WR(cb, reg, val);
return val;
}
#ifndef EXCLUDE_NON_COMMON_INIT
static int elink_check_lfa(struct elink_params *params)
{
u32 link_status, cfg_idx, lfa_mask, cfg_size;
u32 cur_speed_cap_mask, cur_req_fc_auto_adv, additional_config;
u32 saved_val, req_val, eee_status;
struct elink_dev *cb = params->cb;
additional_config =
REG_RD(cb, params->lfa_base +
OFFSETOF(struct shmem_lfa, additional_config));
if (additional_config & NO_LFA_DUE_TO_DCC_MASK) {
ELINK_DEBUG_P0(cb, "No LFA due to DCC flap after clp exit\n");
REG_WR(cb, params->lfa_base +
OFFSETOF(struct shmem_lfa, additional_config),
additional_config & ~NO_LFA_DUE_TO_DCC_MASK);
return LFA_DCC_LFA_DISABLED;
}
link_status = REG_RD(cb, params->shmem_base +
OFFSETOF(struct shmem_region,
port_mb[params->port].link_status));
if (!(link_status & LINK_STATUS_LINK_UP))
return LFA_LINK_DOWN;
if (params->feature_config_flags & ELINK_FEATURE_CONFIG_BOOT_FROM_SAN)
return 0;
if (params->loopback_mode)
return LFA_LOOPBACK_ENABLED;
if (!params->lfa_base)
return LFA_MFW_IS_TOO_OLD;
if (params->num_phys == 3) {
cfg_size = 2;
lfa_mask = 0xffffffff;
} else {
cfg_size = 1;
lfa_mask = 0xffff;
}
saved_val = REG_RD(cb, params->lfa_base +
OFFSETOF(struct shmem_lfa, req_duplex));
req_val = params->req_duplex[0] | (params->req_duplex[1] << 16);
if ((saved_val & lfa_mask) != (req_val & lfa_mask)) {
ELINK_DEBUG_P2(cb, "Duplex mismatch %x vs. %x\n",
(saved_val & lfa_mask), (req_val & lfa_mask));
return LFA_DUPLEX_MISMATCH;
}
saved_val = REG_RD(cb, params->lfa_base +
OFFSETOF(struct shmem_lfa, req_flow_ctrl));
req_val = params->req_flow_ctrl[0] | (params->req_flow_ctrl[1] << 16);
if ((saved_val & lfa_mask) != (req_val & lfa_mask)) {
ELINK_DEBUG_P2(cb, "Flow control mismatch %x vs. %x\n",
(saved_val & lfa_mask), (req_val & lfa_mask));
return LFA_FLOW_CTRL_MISMATCH;
}
saved_val = REG_RD(cb, params->lfa_base +
OFFSETOF(struct shmem_lfa, req_line_speed));
req_val = params->req_line_speed[0] | (params->req_line_speed[1] << 16);
if ((saved_val & lfa_mask) != (req_val & lfa_mask)) {
ELINK_DEBUG_P2(cb, "Link speed mismatch %x vs. %x\n",
(saved_val & lfa_mask), (req_val & lfa_mask));
return LFA_LINK_SPEED_MISMATCH;
}
for (cfg_idx = 0; cfg_idx < cfg_size; cfg_idx++) {
cur_speed_cap_mask = REG_RD(cb, params->lfa_base +
OFFSETOF(struct shmem_lfa,
speed_cap_mask[cfg_idx]));
if (cur_speed_cap_mask != params->speed_cap_mask[cfg_idx]) {
ELINK_DEBUG_P2(cb, "Speed Cap mismatch %x vs. %x\n",
cur_speed_cap_mask,
params->speed_cap_mask[cfg_idx]);
return LFA_SPEED_CAP_MISMATCH;
}
}
cur_req_fc_auto_adv =
REG_RD(cb, params->lfa_base +
OFFSETOF(struct shmem_lfa, additional_config)) &
REQ_FC_AUTO_ADV_MASK;
if ((u16)cur_req_fc_auto_adv != params->req_fc_auto_adv) {
ELINK_DEBUG_P2(cb, "Flow Ctrl AN mismatch %x vs. %x\n",
cur_req_fc_auto_adv, params->req_fc_auto_adv);
return LFA_FLOW_CTRL_MISMATCH;
}
eee_status = REG_RD(cb, params->shmem2_base +
OFFSETOF(struct shmem2_region,
eee_status[params->port]));
if (((eee_status & SHMEM_EEE_LPI_REQUESTED_BIT) ^
(params->eee_mode & ELINK_EEE_MODE_ENABLE_LPI)) ||
((eee_status & SHMEM_EEE_REQUESTED_BIT) ^
(params->eee_mode & ELINK_EEE_MODE_ADV_LPI))) {
ELINK_DEBUG_P2(cb, "EEE mismatch %x vs. %x\n", params->eee_mode,
eee_status);
return LFA_EEE_MISMATCH;
}
return 0;
}
#endif
#if (!defined EXCLUDE_WARPCORE)
static void elink_get_epio(struct elink_dev *cb, u32 epio_pin, u32 *en)
{
u32 epio_mask, gp_oenable;
*en = 0;
if (epio_pin > 31) {
ELINK_DEBUG_P1(cb, "Invalid EPIO pin %d to get\n", epio_pin);
return;
}
epio_mask = 1 << epio_pin;
gp_oenable = REG_RD(cb, MCP_REG_MCPR_GP_OENABLE);
REG_WR(cb, MCP_REG_MCPR_GP_OENABLE, gp_oenable & ~epio_mask);
*en = (REG_RD(cb, MCP_REG_MCPR_GP_INPUTS) & epio_mask) >> epio_pin;
}
static void elink_set_epio(struct elink_dev *cb, u32 epio_pin, u32 en)
{
u32 epio_mask, gp_output, gp_oenable;
if (epio_pin > 31) {
ELINK_DEBUG_P1(cb, "Invalid EPIO pin %d to set\n", epio_pin);
return;
}
ELINK_DEBUG_P2(cb, "Setting EPIO pin %d to %d\n", epio_pin, en);
epio_mask = 1 << epio_pin;
gp_output = REG_RD(cb, MCP_REG_MCPR_GP_OUTPUTS);
if (en)
gp_output |= epio_mask;
else
gp_output &= ~epio_mask;
REG_WR(cb, MCP_REG_MCPR_GP_OUTPUTS, gp_output);
gp_oenable = REG_RD(cb, MCP_REG_MCPR_GP_OENABLE);
REG_WR(cb, MCP_REG_MCPR_GP_OENABLE, gp_oenable | epio_mask);
}
static void elink_set_cfg_pin(struct elink_dev *cb, u32 pin_cfg, u32 val)
{
if (pin_cfg == PIN_CFG_NA)
return;
if (pin_cfg >= PIN_CFG_EPIO0) {
elink_set_epio(cb, pin_cfg - PIN_CFG_EPIO0, val);
} else {
u8 gpio_num = (pin_cfg - PIN_CFG_GPIO0_P0) & 0x3;
u8 gpio_port = (pin_cfg - PIN_CFG_GPIO0_P0) >> 2;
ELINK_SET_GPIO(cb, gpio_num, (u8)val, gpio_port);
}
}
static u32 elink_get_cfg_pin(struct elink_dev *cb, u32 pin_cfg, u32 *val)
{
if (pin_cfg == PIN_CFG_NA)
return ELINK_STATUS_ERROR;
if (pin_cfg >= PIN_CFG_EPIO0) {
elink_get_epio(cb, pin_cfg - PIN_CFG_EPIO0, val);
} else {
u8 gpio_num = (pin_cfg - PIN_CFG_GPIO0_P0) & 0x3;
u8 gpio_port = (pin_cfg - PIN_CFG_GPIO0_P0) >> 2;
*val = ELINK_GET_GPIO(cb, gpio_num, gpio_port);
}
return ELINK_STATUS_OK;
}
#endif
#ifdef ELINK_ENHANCEMENTS
static void elink_ets_e2e3a0_disabled(struct elink_params *params)
{
struct elink_dev *cb = params->cb;
ELINK_DEBUG_P0(cb, "ETS E2E3 disabled configuration\n");
REG_WR(cb, NIG_REG_P0_TX_ARB_PRIORITY_CLIENT, 0x4688);
REG_WR(cb, NIG_REG_P0_TX_ARB_CLIENT_IS_STRICT, 0x7);
REG_WR(cb, NIG_REG_P0_TX_ARB_CLIENT_IS_SUBJECT2WFQ, 0);
REG_WR(cb, NIG_REG_P0_TX_ARB_NUM_STRICT_ARB_SLOTS, 0x100);
REG_WR(cb, NIG_REG_P0_TX_ARB_CLIENT_CREDIT_MAP, 0);
REG_WR(cb, NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_0, 0);
REG_WR(cb, NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_1, 0);
REG_WR(cb, NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_0, 0);
REG_WR(cb, NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_1, 0);
REG_WR(cb, PBF_REG_HIGH_PRIORITY_COS_NUM, 0);
REG_WR(cb, PBF_REG_ETS_ENABLED, 0);
REG_WR(cb, PBF_REG_COS0_WEIGHT, 0x2710);
REG_WR(cb, PBF_REG_COS1_WEIGHT, 0x2710);
REG_WR(cb, PBF_REG_COS0_UPPER_BOUND, 0x989680);
REG_WR(cb, PBF_REG_COS1_UPPER_BOUND, 0x989680);
REG_WR(cb, PBF_REG_NUM_STRICT_ARB_SLOTS, 0);
}
static u32 elink_ets_get_min_w_val_nig(const struct elink_vars *vars)
{
u32 min_w_val = 0;
if (vars->link_up) {
if (vars->line_speed == ELINK_SPEED_20000)
min_w_val = ELINK_ETS_E3B0_NIG_MIN_W_VAL_20GBPS;
else
min_w_val = ELINK_ETS_E3B0_NIG_MIN_W_VAL_UP_TO_10GBPS;
} else
min_w_val = ELINK_ETS_E3B0_NIG_MIN_W_VAL_20GBPS;
return min_w_val;
}
static u32 elink_ets_get_credit_upper_bound(const u32 min_w_val)
{
const u32 credit_upper_bound = (u32)ELINK_MAXVAL((150 * min_w_val),
ELINK_MAX_PACKET_SIZE);
return credit_upper_bound;
}
static void elink_ets_e3b0_set_credit_upper_bound_nig(
const struct elink_params *params,
const u32 min_w_val)
{
struct elink_dev *cb = params->cb;
const u8 port = params->port;
const u32 credit_upper_bound =
elink_ets_get_credit_upper_bound(min_w_val);
REG_WR(cb, (port) ? NIG_REG_P1_TX_ARB_CREDIT_UPPER_BOUND_0 :
NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_0, credit_upper_bound);
REG_WR(cb, (port) ? NIG_REG_P1_TX_ARB_CREDIT_UPPER_BOUND_1 :
NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_1, credit_upper_bound);
REG_WR(cb, (port) ? NIG_REG_P1_TX_ARB_CREDIT_UPPER_BOUND_2 :
NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_2, credit_upper_bound);
REG_WR(cb, (port) ? NIG_REG_P1_TX_ARB_CREDIT_UPPER_BOUND_3 :
NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_3, credit_upper_bound);
REG_WR(cb, (port) ? NIG_REG_P1_TX_ARB_CREDIT_UPPER_BOUND_4 :
NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_4, credit_upper_bound);
REG_WR(cb, (port) ? NIG_REG_P1_TX_ARB_CREDIT_UPPER_BOUND_5 :
NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_5, credit_upper_bound);
if (!port) {
REG_WR(cb, NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_6,
credit_upper_bound);
REG_WR(cb, NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_7,
credit_upper_bound);
REG_WR(cb, NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_8,
credit_upper_bound);
}
}
static void elink_ets_e3b0_nig_disabled(const struct elink_params *params,
const struct elink_vars *vars)
{
struct elink_dev *cb = params->cb;
const u8 port = params->port;
const u32 min_w_val = elink_ets_get_min_w_val_nig(vars);
if (port) {
REG_WR(cb, NIG_REG_P1_TX_ARB_PRIORITY_CLIENT2_LSB, 0x543210);
REG_WR(cb, NIG_REG_P1_TX_ARB_PRIORITY_CLIENT2_MSB, 0x0);
} else {
REG_WR(cb, NIG_REG_P0_TX_ARB_PRIORITY_CLIENT2_LSB, 0x76543210);
REG_WR(cb, NIG_REG_P0_TX_ARB_PRIORITY_CLIENT2_MSB, 0x8);
}
REG_WR(cb, (port) ? NIG_REG_P1_TX_ARB_NUM_STRICT_ARB_SLOTS :
NIG_REG_P1_TX_ARB_NUM_STRICT_ARB_SLOTS, 0x100);
if (port) {
REG_WR(cb, NIG_REG_P1_TX_ARB_CLIENT_CREDIT_MAP2_LSB, 0x210543);
REG_WR(cb, NIG_REG_P1_TX_ARB_CLIENT_CREDIT_MAP2_MSB, 0x0);
} else {
REG_WR(cb, NIG_REG_P0_TX_ARB_CLIENT_CREDIT_MAP2_LSB,
0x43210876);
REG_WR(cb, NIG_REG_P0_TX_ARB_CLIENT_CREDIT_MAP2_MSB, 0x5);
}
if (port)
REG_WR(cb, NIG_REG_P1_TX_ARB_CLIENT_IS_STRICT, 0x3f);
else
REG_WR(cb, NIG_REG_P0_TX_ARB_CLIENT_IS_STRICT, 0x1ff);
REG_WR(cb, (port) ? NIG_REG_P1_TX_ARB_CLIENT_IS_SUBJECT2WFQ :
NIG_REG_P0_TX_ARB_CLIENT_IS_SUBJECT2WFQ, 0);
REG_WR(cb, (port) ? NIG_REG_P1_TX_ARB_CREDIT_WEIGHT_0 :
NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_0, 0x0);
REG_WR(cb, (port) ? NIG_REG_P1_TX_ARB_CREDIT_WEIGHT_1 :
NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_1, 0x0);
REG_WR(cb, (port) ? NIG_REG_P1_TX_ARB_CREDIT_WEIGHT_2 :
NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_2, 0x0);
REG_WR(cb, (port) ? NIG_REG_P1_TX_ARB_CREDIT_WEIGHT_3 :
NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_3, 0x0);
REG_WR(cb, (port) ? NIG_REG_P1_TX_ARB_CREDIT_WEIGHT_4 :
NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_4, 0x0);
REG_WR(cb, (port) ? NIG_REG_P1_TX_ARB_CREDIT_WEIGHT_5 :
NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_5, 0x0);
if (!port) {
REG_WR(cb, NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_6, 0x0);
REG_WR(cb, NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_7, 0x0);
REG_WR(cb, NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_8, 0x0);
}
elink_ets_e3b0_set_credit_upper_bound_nig(params, min_w_val);
}
static void elink_ets_e3b0_set_credit_upper_bound_pbf(
const struct elink_params *params,
const u32 min_w_val)
{
struct elink_dev *cb = params->cb;
const u32 credit_upper_bound =
elink_ets_get_credit_upper_bound(min_w_val);
const u8 port = params->port;
u32 base_upper_bound = 0;
u8 max_cos = 0;
u8 i = 0;
if (!port) {
base_upper_bound = PBF_REG_COS0_UPPER_BOUND_P0;
max_cos = ELINK_DCBX_E3B0_MAX_NUM_COS_PORT0;
} else {
base_upper_bound = PBF_REG_COS0_UPPER_BOUND_P1;
max_cos = ELINK_DCBX_E3B0_MAX_NUM_COS_PORT1;
}
for (i = 0; i < max_cos; i++)
REG_WR(cb, base_upper_bound + (i << 2), credit_upper_bound);
}
static void elink_ets_e3b0_pbf_disabled(const struct elink_params *params)
{
struct elink_dev *cb = params->cb;
const u8 port = params->port;
const u32 min_w_val_pbf = ELINK_ETS_E3B0_PBF_MIN_W_VAL;
u8 i = 0;
u32 base_weight = 0;
u8 max_cos = 0;
if (port)
REG_WR(cb, PBF_REG_ETS_ARB_PRIORITY_CLIENT_P1 , 0x688);
else
REG_WR(cb, PBF_REG_ETS_ARB_PRIORITY_CLIENT_P0 , 0x2C688);
if (port)
REG_WR(cb, PBF_REG_ETS_ARB_CLIENT_CREDIT_MAP_P1, 0x688);
else
REG_WR(cb, PBF_REG_ETS_ARB_CLIENT_CREDIT_MAP_P0, 0x2C688);
REG_WR(cb, (port) ? PBF_REG_ETS_ARB_NUM_STRICT_ARB_SLOTS_P1 :
PBF_REG_ETS_ARB_NUM_STRICT_ARB_SLOTS_P0 , 0x100);
REG_WR(cb, (port) ? PBF_REG_ETS_ARB_CLIENT_IS_STRICT_P1 :
PBF_REG_ETS_ARB_CLIENT_IS_STRICT_P0 , 0);
REG_WR(cb, (port) ? PBF_REG_ETS_ARB_CLIENT_IS_SUBJECT2WFQ_P1 :
PBF_REG_ETS_ARB_CLIENT_IS_SUBJECT2WFQ_P0 , 0);
if (!port) {
base_weight = PBF_REG_COS0_WEIGHT_P0;
max_cos = ELINK_DCBX_E3B0_MAX_NUM_COS_PORT0;
} else {
base_weight = PBF_REG_COS0_WEIGHT_P1;
max_cos = ELINK_DCBX_E3B0_MAX_NUM_COS_PORT1;
}
for (i = 0; i < max_cos; i++)
REG_WR(cb, base_weight + (0x4 * i), 0);
elink_ets_e3b0_set_credit_upper_bound_pbf(params, min_w_val_pbf);
}
static elink_status_t elink_ets_e3b0_disabled(const struct elink_params *params,
const struct elink_vars *vars)
{
struct elink_dev *cb = params->cb;
if (!CHIP_IS_E3B0(params->chip_id)) {
ELINK_DEBUG_P0(cb,
"elink_ets_e3b0_disabled the chip isn't E3B0\n");
return ELINK_STATUS_ERROR;
}
elink_ets_e3b0_nig_disabled(params, vars);
elink_ets_e3b0_pbf_disabled(params);
return ELINK_STATUS_OK;
}
elink_status_t elink_ets_disabled(struct elink_params *params,
struct elink_vars *vars)
{
struct elink_dev *cb = params->cb;
elink_status_t elink_status = ELINK_STATUS_OK;
if ((CHIP_IS_E2(params->chip_id)) || (CHIP_IS_E3A0(params->chip_id)))
elink_ets_e2e3a0_disabled(params);
else if (CHIP_IS_E3B0(params->chip_id))
elink_status = elink_ets_e3b0_disabled(params, vars);
else {
ELINK_DEBUG_P0(cb, "elink_ets_disabled - chip not supported\n");
return ELINK_STATUS_ERROR;
}
return elink_status;
}
static elink_status_t elink_ets_e3b0_cli_map(const struct elink_params *params,
const struct elink_ets_params *ets_params,
const u8 cos_sp_bitmap,
const u8 cos_bw_bitmap)
{
struct elink_dev *cb = params->cb;
const u8 port = params->port;
const u8 nig_cli_sp_bitmap = 0x7 | (cos_sp_bitmap << 3);
const u8 pbf_cli_sp_bitmap = cos_sp_bitmap;
const u8 nig_cli_subject2wfq_bitmap = cos_bw_bitmap << 3;
const u8 pbf_cli_subject2wfq_bitmap = cos_bw_bitmap;
REG_WR(cb, (port) ? NIG_REG_P1_TX_ARB_CLIENT_IS_STRICT :
NIG_REG_P0_TX_ARB_CLIENT_IS_STRICT, nig_cli_sp_bitmap);
REG_WR(cb, (port) ? PBF_REG_ETS_ARB_CLIENT_IS_STRICT_P1 :
PBF_REG_ETS_ARB_CLIENT_IS_STRICT_P0 , pbf_cli_sp_bitmap);
REG_WR(cb, (port) ? NIG_REG_P1_TX_ARB_CLIENT_IS_SUBJECT2WFQ :
NIG_REG_P0_TX_ARB_CLIENT_IS_SUBJECT2WFQ,
nig_cli_subject2wfq_bitmap);
REG_WR(cb, (port) ? PBF_REG_ETS_ARB_CLIENT_IS_SUBJECT2WFQ_P1 :
PBF_REG_ETS_ARB_CLIENT_IS_SUBJECT2WFQ_P0,
pbf_cli_subject2wfq_bitmap);
return ELINK_STATUS_OK;
}
static elink_status_t elink_ets_e3b0_set_cos_bw(struct elink_dev *cb,
const u8 cos_entry,
const u32 min_w_val_nig,
const u32 min_w_val_pbf,
const u16 total_bw,
const u8 bw,
const u8 port)
{
u32 nig_reg_adress_crd_weight = 0;
u32 pbf_reg_adress_crd_weight = 0;
const u32 cos_bw_nig = ((bw ? bw : 1) * min_w_val_nig) / total_bw;
const u32 cos_bw_pbf = ((bw ? bw : 1) * min_w_val_pbf) / total_bw;
switch (cos_entry) {
case 0:
nig_reg_adress_crd_weight =
(port) ? NIG_REG_P1_TX_ARB_CREDIT_WEIGHT_0 :
NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_0;
pbf_reg_adress_crd_weight = (port) ?
PBF_REG_COS0_WEIGHT_P1 : PBF_REG_COS0_WEIGHT_P0;
break;
case 1:
nig_reg_adress_crd_weight = (port) ?
NIG_REG_P1_TX_ARB_CREDIT_WEIGHT_1 :
NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_1;
pbf_reg_adress_crd_weight = (port) ?
PBF_REG_COS1_WEIGHT_P1 : PBF_REG_COS1_WEIGHT_P0;
break;
case 2:
nig_reg_adress_crd_weight = (port) ?
NIG_REG_P1_TX_ARB_CREDIT_WEIGHT_2 :
NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_2;
pbf_reg_adress_crd_weight = (port) ?
PBF_REG_COS2_WEIGHT_P1 : PBF_REG_COS2_WEIGHT_P0;
break;
case 3:
if (port)
return ELINK_STATUS_ERROR;
nig_reg_adress_crd_weight =
NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_3;
pbf_reg_adress_crd_weight =
PBF_REG_COS3_WEIGHT_P0;
break;
case 4:
if (port)
return ELINK_STATUS_ERROR;
nig_reg_adress_crd_weight =
NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_4;
pbf_reg_adress_crd_weight = PBF_REG_COS4_WEIGHT_P0;
break;
case 5:
if (port)
return ELINK_STATUS_ERROR;
nig_reg_adress_crd_weight =
NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_5;
pbf_reg_adress_crd_weight = PBF_REG_COS5_WEIGHT_P0;
break;
}
REG_WR(cb, nig_reg_adress_crd_weight, cos_bw_nig);
REG_WR(cb, pbf_reg_adress_crd_weight, cos_bw_pbf);
return ELINK_STATUS_OK;
}
static elink_status_t elink_ets_e3b0_get_total_bw(
const struct elink_params *params,
struct elink_ets_params *ets_params,
u16 *total_bw)
{
struct elink_dev *cb = params->cb;
u8 cos_idx = 0;
u8 is_bw_cos_exist = 0;
*total_bw = 0 ;
for (cos_idx = 0; cos_idx < ets_params->num_of_cos; cos_idx++) {
if (ets_params->cos[cos_idx].state == elink_cos_state_bw) {
is_bw_cos_exist = 1;
if (!ets_params->cos[cos_idx].params.bw_params.bw) {
ELINK_DEBUG_P0(cb, "elink_ets_E3B0_config BW"
"was set to 0\n");
ets_params->cos[cos_idx].params.bw_params.bw
= 1;
}
*total_bw +=
ets_params->cos[cos_idx].params.bw_params.bw;
}
}
if ((is_bw_cos_exist == 1) && (*total_bw != 100)) {
if (*total_bw == 0) {
ELINK_DEBUG_P0(cb,
"elink_ets_E3B0_config total BW shouldn't be 0\n");
return ELINK_STATUS_ERROR;
}
ELINK_DEBUG_P0(cb,
"elink_ets_E3B0_config total BW should be 100\n");
}
return ELINK_STATUS_OK;
}
static void elink_ets_e3b0_sp_pri_to_cos_init(u8 *sp_pri_to_cos)
{
u8 pri = 0;
for (pri = 0; pri < ELINK_DCBX_MAX_NUM_COS; pri++)
sp_pri_to_cos[pri] = DCBX_INVALID_COS;
}
static elink_status_t elink_ets_e3b0_sp_pri_to_cos_set(const struct elink_params *params,
u8 *sp_pri_to_cos, const u8 pri,
const u8 cos_entry)
{
struct elink_dev *cb = params->cb;
const u8 port = params->port;
const u8 max_num_of_cos = (port) ? ELINK_DCBX_E3B0_MAX_NUM_COS_PORT1 :
ELINK_DCBX_E3B0_MAX_NUM_COS_PORT0;
if (pri >= max_num_of_cos) {
ELINK_DEBUG_P0(cb, "elink_ets_e3b0_sp_pri_to_cos_set invalid "
"parameter Illegal strict priority\n");
return ELINK_STATUS_ERROR;
}
if (sp_pri_to_cos[pri] != DCBX_INVALID_COS) {
ELINK_DEBUG_P0(cb, "elink_ets_e3b0_sp_pri_to_cos_set invalid "
"parameter There can't be two COS's with "
"the same strict pri\n");
return ELINK_STATUS_ERROR;
}
sp_pri_to_cos[pri] = cos_entry;
return ELINK_STATUS_OK;
}
static u64 elink_e3b0_sp_get_pri_cli_reg(const u8 cos, const u8 cos_offset,
const u8 pri_set,
const u8 pri_offset,
const u8 entry_size)
{
u64 pri_cli_nig = 0;
pri_cli_nig = ((u64)(cos + cos_offset)) << (entry_size *
(pri_set + pri_offset));
return pri_cli_nig;
}
static u64 elink_e3b0_sp_get_pri_cli_reg_nig(const u8 cos, const u8 pri_set)
{
const u8 nig_cos_offset = 3;
const u8 nig_pri_offset = 3;
return elink_e3b0_sp_get_pri_cli_reg(cos, nig_cos_offset, pri_set,
nig_pri_offset, 4);
}
static u64 elink_e3b0_sp_get_pri_cli_reg_pbf(const u8 cos, const u8 pri_set)
{
const u8 pbf_cos_offset = 0;
const u8 pbf_pri_offset = 0;
return elink_e3b0_sp_get_pri_cli_reg(cos, pbf_cos_offset, pri_set,
pbf_pri_offset, 3);
}
static elink_status_t elink_ets_e3b0_sp_set_pri_cli_reg(const struct elink_params *params,
u8 *sp_pri_to_cos)
{
struct elink_dev *cb = params->cb;
u8 i = 0;
const u8 port = params->port;
u64 pri_cli_nig = 0x210;
u32 pri_cli_pbf = 0x0;
u8 pri_set = 0;
u8 pri_bitmask = 0;
const u8 max_num_of_cos = (port) ? ELINK_DCBX_E3B0_MAX_NUM_COS_PORT1 :
ELINK_DCBX_E3B0_MAX_NUM_COS_PORT0;
u8 cos_bit_to_set = (1 << max_num_of_cos) - 1;
for (i = 0; i < max_num_of_cos; i++) {
if (sp_pri_to_cos[i] != DCBX_INVALID_COS) {
if (sp_pri_to_cos[i] >= ELINK_DCBX_MAX_NUM_COS) {
ELINK_DEBUG_P0(cb,
"elink_ets_e3b0_sp_set_pri_cli_reg "
"invalid cos entry\n");
return ELINK_STATUS_ERROR;
}
pri_cli_nig |= elink_e3b0_sp_get_pri_cli_reg_nig(
sp_pri_to_cos[i], pri_set);
pri_cli_pbf |= elink_e3b0_sp_get_pri_cli_reg_pbf(
sp_pri_to_cos[i], pri_set);
pri_bitmask = 1 << sp_pri_to_cos[i];
if (!(pri_bitmask & cos_bit_to_set)) {
ELINK_DEBUG_P0(cb,
"elink_ets_e3b0_sp_set_pri_cli_reg "
"invalid There can't be two COS's with"
" the same strict pri\n");
return ELINK_STATUS_ERROR;
}
cos_bit_to_set &= ~pri_bitmask;
pri_set++;
}
}
for (i = 0; i < max_num_of_cos; i++) {
pri_bitmask = 1 << i;
if (pri_bitmask & cos_bit_to_set) {
pri_cli_nig |= elink_e3b0_sp_get_pri_cli_reg_nig(
i, pri_set);
pri_cli_pbf |= elink_e3b0_sp_get_pri_cli_reg_pbf(
i, pri_set);
cos_bit_to_set &= ~pri_bitmask;
pri_set++;
}
}
if (pri_set != max_num_of_cos) {
ELINK_DEBUG_P0(cb, "elink_ets_e3b0_sp_set_pri_cli_reg not all "
"entries were set\n");
return ELINK_STATUS_ERROR;
}
if (port) {
REG_WR(cb, NIG_REG_P1_TX_ARB_PRIORITY_CLIENT2_LSB,
(u32)pri_cli_nig);
REG_WR(cb, PBF_REG_ETS_ARB_PRIORITY_CLIENT_P1 , pri_cli_pbf);
} else {
const u32 pri_cli_nig_lsb = (u32) (pri_cli_nig);
const u32 pri_cli_nig_msb = (u32) ((pri_cli_nig >> 32) & 0xF);
REG_WR(cb, NIG_REG_P0_TX_ARB_PRIORITY_CLIENT2_LSB,
pri_cli_nig_lsb);
REG_WR(cb, NIG_REG_P0_TX_ARB_PRIORITY_CLIENT2_MSB,
pri_cli_nig_msb);
REG_WR(cb, PBF_REG_ETS_ARB_PRIORITY_CLIENT_P0 , pri_cli_pbf);
}
return ELINK_STATUS_OK;
}
elink_status_t elink_ets_e3b0_config(const struct elink_params *params,
const struct elink_vars *vars,
struct elink_ets_params *ets_params)
{
struct elink_dev *cb = params->cb;
elink_status_t elink_status = ELINK_STATUS_OK;
const u8 port = params->port;
u16 total_bw = 0;
const u32 min_w_val_nig = elink_ets_get_min_w_val_nig(vars);
const u32 min_w_val_pbf = ELINK_ETS_E3B0_PBF_MIN_W_VAL;
u8 cos_bw_bitmap = 0;
u8 cos_sp_bitmap = 0;
u8 sp_pri_to_cos[ELINK_DCBX_MAX_NUM_COS] = {0};
const u8 max_num_of_cos = (port) ? ELINK_DCBX_E3B0_MAX_NUM_COS_PORT1 :
ELINK_DCBX_E3B0_MAX_NUM_COS_PORT0;
u8 cos_entry = 0;
if (!CHIP_IS_E3B0(params->chip_id)) {
ELINK_DEBUG_P0(cb,
"elink_ets_e3b0_disabled the chip isn't E3B0\n");
return ELINK_STATUS_ERROR;
}
if ((ets_params->num_of_cos > max_num_of_cos)) {
ELINK_DEBUG_P0(cb, "elink_ets_E3B0_config the number of COS "
"isn't supported\n");
return ELINK_STATUS_ERROR;
}
elink_ets_e3b0_sp_pri_to_cos_init(sp_pri_to_cos);
elink_status = elink_ets_e3b0_get_total_bw(params, ets_params,
&total_bw);
if (elink_status != ELINK_STATUS_OK) {
ELINK_DEBUG_P0(cb,
"elink_ets_E3B0_config get_total_bw failed\n");
return ELINK_STATUS_ERROR;
}
elink_ets_e3b0_set_credit_upper_bound_nig(params, min_w_val_nig);
elink_ets_e3b0_set_credit_upper_bound_pbf(params, min_w_val_pbf);
for (cos_entry = 0; cos_entry < ets_params->num_of_cos; cos_entry++) {
if (elink_cos_state_bw == ets_params->cos[cos_entry].state) {
cos_bw_bitmap |= (1 << cos_entry);
elink_status = elink_ets_e3b0_set_cos_bw(
cb, cos_entry, min_w_val_nig, min_w_val_pbf,
total_bw,
ets_params->cos[cos_entry].params.bw_params.bw,
port);
} else if (elink_cos_state_strict ==
ets_params->cos[cos_entry].state){
cos_sp_bitmap |= (1 << cos_entry);
elink_status = elink_ets_e3b0_sp_pri_to_cos_set(
params,
sp_pri_to_cos,
ets_params->cos[cos_entry].params.sp_params.pri,
cos_entry);
} else {
ELINK_DEBUG_P0(cb,
"elink_ets_e3b0_config cos state not valid\n");
return ELINK_STATUS_ERROR;
}
if (elink_status != ELINK_STATUS_OK) {
ELINK_DEBUG_P0(cb,
"elink_ets_e3b0_config set cos bw failed\n");
return elink_status;
}
}
elink_status = elink_ets_e3b0_sp_set_pri_cli_reg(params,
sp_pri_to_cos);
if (elink_status != ELINK_STATUS_OK) {
ELINK_DEBUG_P0(cb,
"elink_ets_E3B0_config set_pri_cli_reg failed\n");
return elink_status;
}
elink_status = elink_ets_e3b0_cli_map(params, ets_params,
cos_sp_bitmap,
cos_bw_bitmap);
if (elink_status != ELINK_STATUS_OK) {
ELINK_DEBUG_P0(cb, "elink_ets_E3B0_config SP failed\n");
return elink_status;
}
return ELINK_STATUS_OK;
}
static void elink_ets_bw_limit_common(const struct elink_params *params)
{
struct elink_dev *cb = params->cb;
ELINK_DEBUG_P0(cb, "ETS enabled BW limit configuration\n");
REG_WR(cb, NIG_REG_P0_TX_ARB_CLIENT_IS_SUBJECT2WFQ, 0x18);
REG_WR(cb, NIG_REG_P0_TX_ARB_CLIENT_CREDIT_MAP, 0x111A);
REG_WR(cb, NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_0,
ELINK_ETS_BW_LIMIT_CREDIT_UPPER_BOUND);
REG_WR(cb, NIG_REG_P0_TX_ARB_CREDIT_UPPER_BOUND_1,
ELINK_ETS_BW_LIMIT_CREDIT_UPPER_BOUND);
REG_WR(cb, PBF_REG_ETS_ENABLED, 1);
REG_WR(cb, PBF_REG_NUM_STRICT_ARB_SLOTS, 0);
REG_WR(cb, NIG_REG_P0_TX_ARB_CLIENT_IS_STRICT, 0x7);
REG_WR(cb, PBF_REG_COS0_UPPER_BOUND,
ELINK_ETS_BW_LIMIT_CREDIT_UPPER_BOUND);
REG_WR(cb, PBF_REG_COS1_UPPER_BOUND,
ELINK_ETS_BW_LIMIT_CREDIT_UPPER_BOUND);
}
void elink_ets_bw_limit(const struct elink_params *params, const u32 cos0_bw,
const u32 cos1_bw)
{
struct elink_dev *cb = params->cb;
const u32 total_bw = cos0_bw + cos1_bw;
u32 cos0_credit_weight = 0;
u32 cos1_credit_weight = 0;
ELINK_DEBUG_P0(cb, "ETS enabled BW limit configuration\n");
if ((!total_bw) ||
(!cos0_bw) ||
(!cos1_bw)) {
ELINK_DEBUG_P0(cb, "Total BW can't be zero\n");
return;
}
cos0_credit_weight = (cos0_bw * ELINK_ETS_BW_LIMIT_CREDIT_WEIGHT)/
total_bw;
cos1_credit_weight = (cos1_bw * ELINK_ETS_BW_LIMIT_CREDIT_WEIGHT)/
total_bw;
elink_ets_bw_limit_common(params);
REG_WR(cb, NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_0, cos0_credit_weight);
REG_WR(cb, NIG_REG_P0_TX_ARB_CREDIT_WEIGHT_1, cos1_credit_weight);
REG_WR(cb, PBF_REG_COS0_WEIGHT, cos0_credit_weight);
REG_WR(cb, PBF_REG_COS1_WEIGHT, cos1_credit_weight);
}
elink_status_t elink_ets_strict(const struct elink_params *params, const u8 strict_cos)
{
struct elink_dev *cb = params->cb;
u32 val = 0;
ELINK_DEBUG_P0(cb, "ETS enabled strict configuration\n");
REG_WR(cb, NIG_REG_P0_TX_ARB_CLIENT_IS_STRICT, 0x1F);
REG_WR(cb, NIG_REG_P0_TX_ARB_NUM_STRICT_ARB_SLOTS, 0x100);
REG_WR(cb, PBF_REG_ETS_ENABLED, 0);
REG_WR(cb, PBF_REG_NUM_STRICT_ARB_SLOTS, 0x100);
REG_WR(cb, PBF_REG_HIGH_PRIORITY_COS_NUM, strict_cos);
val = (!strict_cos) ? 0x2318 : 0x22E0;
REG_WR(cb, NIG_REG_P0_TX_ARB_PRIORITY_CLIENT, val);
return ELINK_STATUS_OK;
}
#endif
#ifndef EXCLUDE_NON_COMMON_INIT
#ifndef EXCLUDE_WARPCORE
static void elink_update_pfc_xmac(struct elink_params *params,
struct elink_vars *vars,
u8 is_lb)
{
struct elink_dev *cb = params->cb;
u32 xmac_base;
u32 pause_val, pfc0_val, pfc1_val;
xmac_base = (params->port) ? GRCBASE_XMAC1 : GRCBASE_XMAC0;
pause_val = 0x18000;
pfc0_val = 0xFFFF8000;
pfc1_val = 0x2;
if (!(params->feature_config_flags &
ELINK_FEATURE_CONFIG_PFC_ENABLED)) {
if (vars->flow_ctrl & ELINK_FLOW_CTRL_RX)
pause_val |= XMAC_PAUSE_CTRL_REG_RX_PAUSE_EN;
if (vars->flow_ctrl & ELINK_FLOW_CTRL_TX)
pause_val |= XMAC_PAUSE_CTRL_REG_TX_PAUSE_EN;
} else {
pfc1_val |= XMAC_PFC_CTRL_HI_REG_PFC_REFRESH_EN |
XMAC_PFC_CTRL_HI_REG_PFC_STATS_EN |
XMAC_PFC_CTRL_HI_REG_RX_PFC_EN |
XMAC_PFC_CTRL_HI_REG_TX_PFC_EN |
XMAC_PFC_CTRL_HI_REG_FORCE_PFC_XON;
REG_WR(cb, xmac_base + XMAC_REG_PAUSE_CTRL, pause_val);
REG_WR(cb, xmac_base + XMAC_REG_PFC_CTRL, pfc0_val);
REG_WR(cb, xmac_base + XMAC_REG_PFC_CTRL_HI, pfc1_val);
pfc1_val &= ~XMAC_PFC_CTRL_HI_REG_FORCE_PFC_XON;
}
REG_WR(cb, xmac_base + XMAC_REG_PAUSE_CTRL, pause_val);
REG_WR(cb, xmac_base + XMAC_REG_PFC_CTRL, pfc0_val);
REG_WR(cb, xmac_base + XMAC_REG_PFC_CTRL_HI, pfc1_val);
REG_WR(cb, xmac_base + XMAC_REG_CTRL_SA_LO,
((params->mac_addr[2] << 24) |
(params->mac_addr[3] << 16) |
(params->mac_addr[4] << 8) |
(params->mac_addr[5])));
REG_WR(cb, xmac_base + XMAC_REG_CTRL_SA_HI,
((params->mac_addr[0] << 8) |
(params->mac_addr[1])));
USLEEP(cb, 30);
}
#endif
#endif
#ifdef ELINK_ENHANCEMENTS
#ifndef BNX2X_UPSTREAM
static void elink_emac_get_pfc_stat(struct elink_params *params,
u32 pfc_frames_sent[2],
u32 pfc_frames_received[2])
{
struct elink_dev *cb = params->cb;
u32 emac_base = params->port ? GRCBASE_EMAC1 : GRCBASE_EMAC0;
u32 val_xon = 0;
u32 val_xoff = 0;
ELINK_DEBUG_P0(cb, "pfc statistic read from EMAC\n");
val_xoff = REG_RD(cb, emac_base +
EMAC_REG_RX_PFC_STATS_XOFF_RCVD);
val_xoff &= EMAC_REG_RX_PFC_STATS_XOFF_RCVD_COUNT;
val_xon = REG_RD(cb, emac_base + EMAC_REG_RX_PFC_STATS_XON_RCVD);
val_xon &= EMAC_REG_RX_PFC_STATS_XON_RCVD_COUNT;
pfc_frames_received[0] = val_xon + val_xoff;
val_xoff = REG_RD(cb, emac_base +
EMAC_REG_RX_PFC_STATS_XOFF_SENT);
val_xoff &= EMAC_REG_RX_PFC_STATS_XOFF_SENT_COUNT;
val_xon = REG_RD(cb, emac_base + EMAC_REG_RX_PFC_STATS_XON_SENT);
val_xon &= EMAC_REG_RX_PFC_STATS_XON_SENT_COUNT;
pfc_frames_sent[0] = val_xon + val_xoff;
}
void elink_pfc_statistic(struct elink_params *params, struct elink_vars *vars,
u32 pfc_frames_sent[2],
u32 pfc_frames_received[2])
{
struct elink_dev *cb = params->cb;
ELINK_DEBUG_P0(cb, "pfc statistic\n");
if (!vars->link_up)
return;
if (vars->mac_type == ELINK_MAC_TYPE_EMAC) {
ELINK_DEBUG_P0(cb, "About to read PFC stats from EMAC\n");
elink_emac_get_pfc_stat(params, pfc_frames_sent,
pfc_frames_received);
}
}
#endif
#endif
static void elink_set_mdio_clk(struct elink_dev *cb, u32 chip_id,
u32 emac_base)
{
u32 new_mode, cur_mode;
u32 clc_cnt;
cur_mode = REG_RD(cb, emac_base + EMAC_REG_EMAC_MDIO_MODE);
if (ELINK_USES_WARPCORE(chip_id))
clc_cnt = 74L << EMAC_MDIO_MODE_CLOCK_CNT_BITSHIFT;
else
clc_cnt = 49L << EMAC_MDIO_MODE_CLOCK_CNT_BITSHIFT;
if (((cur_mode & EMAC_MDIO_MODE_CLOCK_CNT) == clc_cnt) &&
(cur_mode & (EMAC_MDIO_MODE_CLAUSE_45)))
return;
new_mode = cur_mode &
~(EMAC_MDIO_MODE_AUTO_POLL | EMAC_MDIO_MODE_CLOCK_CNT);
new_mode |= clc_cnt;
new_mode |= (EMAC_MDIO_MODE_CLAUSE_45);
ELINK_DEBUG_P2(cb, "Changing emac_mode from 0x%x to 0x%x\n",
cur_mode, new_mode);
REG_WR(cb, emac_base + EMAC_REG_EMAC_MDIO_MODE, new_mode);
USLEEP(cb, 40);
}
#ifndef EXCLUDE_WARPCORE
static u8 elink_is_4_port_mode(struct elink_dev *cb)
{
u32 port4mode_ovwr_val;
port4mode_ovwr_val = REG_RD(cb, MISC_REG_PORT4MODE_EN_OVWR);
if (port4mode_ovwr_val & (1<<0)) {
return ((port4mode_ovwr_val & (1<<1)) == (1<<1));
}
return (u8)REG_RD(cb, MISC_REG_PORT4MODE_EN);
}
#endif
#ifndef EXCLUDE_NON_COMMON_INIT
static void elink_set_mdio_emac_per_phy(struct elink_dev *cb,
struct elink_params *params)
{
u8 phy_index;
for (phy_index = ELINK_INT_PHY; phy_index < params->num_phys;
phy_index++)
elink_set_mdio_clk(cb, params->chip_id,
params->phy[phy_index].mdio_ctrl);
}
static void elink_emac_init(struct elink_params *params,
struct elink_vars *vars)
{
struct elink_dev *cb = params->cb;
u8 port = params->port;
u32 emac_base = port ? GRCBASE_EMAC1 : GRCBASE_EMAC0;
u32 val;
u16 timeout;
REG_WR(cb, GRCBASE_MISC + MISC_REGISTERS_RESET_REG_2_CLEAR,
(MISC_REGISTERS_RESET_REG_2_RST_EMAC0_HARD_CORE << port));
USLEEP(cb, 5);
REG_WR(cb, GRCBASE_MISC + MISC_REGISTERS_RESET_REG_2_SET,
(MISC_REGISTERS_RESET_REG_2_RST_EMAC0_HARD_CORE << port));
val = REG_RD(cb, emac_base + EMAC_REG_EMAC_MODE);
EMAC_WR(cb, EMAC_REG_EMAC_MODE, (val | EMAC_MODE_RESET));
timeout = 200;
do {
val = REG_RD(cb, emac_base + EMAC_REG_EMAC_MODE);
ELINK_DEBUG_P1(cb, "EMAC reset reg is %u\n", val);
if (!timeout) {
ELINK_DEBUG_P0(cb, "EMAC timeout!\n");
return;
}
timeout--;
} while (val & EMAC_MODE_RESET);
elink_set_mdio_emac_per_phy(cb, params);
val = ((params->mac_addr[0] << 8) |
params->mac_addr[1]);
EMAC_WR(cb, EMAC_REG_EMAC_MAC_MATCH, val);
val = ((params->mac_addr[2] << 24) |
(params->mac_addr[3] << 16) |
(params->mac_addr[4] << 8) |
params->mac_addr[5]);
EMAC_WR(cb, EMAC_REG_EMAC_MAC_MATCH + 4, val);
}
#ifndef EXCLUDE_WARPCORE
static void elink_set_xumac_nig(struct elink_params *params,
u16 tx_pause_en,
u8 enable)
{
struct elink_dev *cb = params->cb;
REG_WR(cb, params->port ? NIG_REG_P1_MAC_IN_EN : NIG_REG_P0_MAC_IN_EN,
enable);
REG_WR(cb, params->port ? NIG_REG_P1_MAC_OUT_EN : NIG_REG_P0_MAC_OUT_EN,
enable);
REG_WR(cb, params->port ? NIG_REG_P1_MAC_PAUSE_OUT_EN :
NIG_REG_P0_MAC_PAUSE_OUT_EN, tx_pause_en);
}
static void elink_set_umac_rxtx(struct elink_params *params, u8 en)
{
u32 umac_base = params->port ? GRCBASE_UMAC1 : GRCBASE_UMAC0;
u32 val;
struct elink_dev *cb = params->cb;
if (!(REG_RD(cb, MISC_REG_RESET_REG_2) &
(MISC_REGISTERS_RESET_REG_2_UMAC0 << params->port)))
return;
val = REG_RD(cb, umac_base + UMAC_REG_COMMAND_CONFIG);
if (en)
val |= (UMAC_COMMAND_CONFIG_REG_TX_ENA |
UMAC_COMMAND_CONFIG_REG_RX_ENA);
else
val &= ~(UMAC_COMMAND_CONFIG_REG_TX_ENA |
UMAC_COMMAND_CONFIG_REG_RX_ENA);
REG_WR(cb, umac_base + UMAC_REG_COMMAND_CONFIG, val);
}
static void elink_umac_enable(struct elink_params *params,
struct elink_vars *vars, u8 lb)
{
u32 val;
u32 umac_base = params->port ? GRCBASE_UMAC1 : GRCBASE_UMAC0;
struct elink_dev *cb = params->cb;
REG_WR(cb, GRCBASE_MISC + MISC_REGISTERS_RESET_REG_2_CLEAR,
(MISC_REGISTERS_RESET_REG_2_UMAC0 << params->port));
MSLEEP(cb, 1);
REG_WR(cb, GRCBASE_MISC + MISC_REGISTERS_RESET_REG_2_SET,
(MISC_REGISTERS_RESET_REG_2_UMAC0 << params->port));
ELINK_DEBUG_P0(cb, "enabling UMAC\n");
REG_WR(cb, NIG_REG_EGRESS_EMAC0_PORT + params->port*4, 1);
val = UMAC_COMMAND_CONFIG_REG_PROMIS_EN |
UMAC_COMMAND_CONFIG_REG_PAD_EN |
UMAC_COMMAND_CONFIG_REG_SW_RESET |
UMAC_COMMAND_CONFIG_REG_NO_LGTH_CHECK;
switch (vars->line_speed) {
case ELINK_SPEED_10:
val |= (0<<2);
break;
case ELINK_SPEED_100:
val |= (1<<2);
break;
case ELINK_SPEED_1000:
val |= (2<<2);
break;
case ELINK_SPEED_2500:
val |= (3<<2);
break;
default:
ELINK_DEBUG_P1(cb, "Invalid speed for UMAC %d\n",
vars->line_speed);
break;
}
if (!(vars->flow_ctrl & ELINK_FLOW_CTRL_TX))
val |= UMAC_COMMAND_CONFIG_REG_IGNORE_TX_PAUSE;
if (!(vars->flow_ctrl & ELINK_FLOW_CTRL_RX))
val |= UMAC_COMMAND_CONFIG_REG_PAUSE_IGNORE;
if (vars->duplex == DUPLEX_HALF)
val |= UMAC_COMMAND_CONFIG_REG_HD_ENA;
REG_WR(cb, umac_base + UMAC_REG_COMMAND_CONFIG, val);
USLEEP(cb, 50);
if (vars->eee_status & SHMEM_EEE_ADV_STATUS_MASK) {
ELINK_DEBUG_P0(cb, "configured UMAC for EEE\n");
REG_WR(cb, umac_base + UMAC_REG_UMAC_EEE_CTRL,
UMAC_UMAC_EEE_CTRL_REG_EEE_EN);
REG_WR(cb, umac_base + UMAC_REG_EEE_WAKE_TIMER, 0x11);
} else {
REG_WR(cb, umac_base + UMAC_REG_UMAC_EEE_CTRL, 0x0);
}
REG_WR(cb, umac_base + UMAC_REG_MAC_ADDR0,
((params->mac_addr[2] << 24) |
(params->mac_addr[3] << 16) |
(params->mac_addr[4] << 8) |
(params->mac_addr[5])));
REG_WR(cb, umac_base + UMAC_REG_MAC_ADDR1,
((params->mac_addr[0] << 8) |
(params->mac_addr[1])));
val &= ~UMAC_COMMAND_CONFIG_REG_PAD_EN;
val |= UMAC_COMMAND_CONFIG_REG_TX_ENA |
UMAC_COMMAND_CONFIG_REG_RX_ENA;
REG_WR(cb, umac_base + UMAC_REG_COMMAND_CONFIG, val);
USLEEP(cb, 50);
val &= ~UMAC_COMMAND_CONFIG_REG_SW_RESET;
if (lb)
val |= UMAC_COMMAND_CONFIG_REG_LOOP_ENA;
REG_WR(cb, umac_base + UMAC_REG_COMMAND_CONFIG, val);
REG_WR(cb, umac_base + UMAC_REG_MAXFR, 0x2710);
elink_set_xumac_nig(params,
((vars->flow_ctrl & ELINK_FLOW_CTRL_TX) != 0), 1);
vars->mac_type = ELINK_MAC_TYPE_UMAC;
}
static void elink_xmac_init(struct elink_params *params, u32 max_speed)
{
struct elink_dev *cb = params->cb;
u32 is_port4mode = elink_is_4_port_mode(cb);
if (((CHIP_NUM(params->chip_id) == CHIP_NUM_57840_4_10) ||
(CHIP_NUM(params->chip_id) == CHIP_NUM_57840_2_20) ||
(CHIP_NUM(params->chip_id) == CHIP_NUM_57840_OBSOLETE)) &&
is_port4mode &&
(REG_RD(cb, MISC_REG_RESET_REG_2) &
MISC_REGISTERS_RESET_REG_2_XMAC)) {
ELINK_DEBUG_P0(cb,
"XMAC already out of reset in 4-port mode\n");
return;
}
REG_WR(cb, GRCBASE_MISC + MISC_REGISTERS_RESET_REG_2_CLEAR,
MISC_REGISTERS_RESET_REG_2_XMAC);
MSLEEP(cb, 1);
REG_WR(cb, GRCBASE_MISC + MISC_REGISTERS_RESET_REG_2_SET,
MISC_REGISTERS_RESET_REG_2_XMAC);
if (is_port4mode) {
ELINK_DEBUG_P0(cb, "Init XMAC to 2 ports x 10G per path\n");
REG_WR(cb, MISC_REG_XMAC_CORE_PORT_MODE, 1);
REG_WR(cb, MISC_REG_XMAC_PHY_PORT_MODE, 3);
} else {
REG_WR(cb, MISC_REG_XMAC_CORE_PORT_MODE, 0);
if (max_speed == ELINK_SPEED_10000) {
ELINK_DEBUG_P0(cb,
"Init XMAC to 10G x 1 port per path\n");
REG_WR(cb, MISC_REG_XMAC_PHY_PORT_MODE, 3);
} else {
ELINK_DEBUG_P0(cb,
"Init XMAC to 20G x 2 ports per path\n");
REG_WR(cb, MISC_REG_XMAC_PHY_PORT_MODE, 1);
}
}
REG_WR(cb, GRCBASE_MISC + MISC_REGISTERS_RESET_REG_2_CLEAR,
MISC_REGISTERS_RESET_REG_2_XMAC_SOFT);
MSLEEP(cb, 1);
REG_WR(cb, GRCBASE_MISC + MISC_REGISTERS_RESET_REG_2_SET,
MISC_REGISTERS_RESET_REG_2_XMAC_SOFT);
}
static void elink_set_xmac_rxtx(struct elink_params *params, u8 en)
{
u8 port = params->port;
struct elink_dev *cb = params->cb;
u32 pfc_ctrl, xmac_base = (port) ? GRCBASE_XMAC1 : GRCBASE_XMAC0;
u32 val;
if (REG_RD(cb, MISC_REG_RESET_REG_2) &
MISC_REGISTERS_RESET_REG_2_XMAC) {
pfc_ctrl = REG_RD(cb, xmac_base + XMAC_REG_PFC_CTRL_HI);
REG_WR(cb, xmac_base + XMAC_REG_PFC_CTRL_HI,
(pfc_ctrl & ~(1<<1)));
REG_WR(cb, xmac_base + XMAC_REG_PFC_CTRL_HI,
(pfc_ctrl | (1<<1)));
ELINK_DEBUG_P1(cb, "Disable XMAC on port %x\n", port);
val = REG_RD(cb, xmac_base + XMAC_REG_CTRL);
if (en)
val |= (XMAC_CTRL_REG_TX_EN | XMAC_CTRL_REG_RX_EN);
else
val &= ~(XMAC_CTRL_REG_TX_EN | XMAC_CTRL_REG_RX_EN);
REG_WR(cb, xmac_base + XMAC_REG_CTRL, val);
}
}
static elink_status_t elink_xmac_enable(struct elink_params *params,
struct elink_vars *vars, u8 lb)
{
u32 val, xmac_base;
struct elink_dev *cb = params->cb;
ELINK_DEBUG_P0(cb, "enabling XMAC\n");
xmac_base = (params->port) ? GRCBASE_XMAC1 : GRCBASE_XMAC0;
elink_xmac_init(params, vars->line_speed);
REG_WR(cb, NIG_REG_EGRESS_EMAC0_PORT + params->port*4, 0);
if (!(params->phy[ELINK_INT_PHY].flags & ELINK_FLAGS_TX_ERROR_CHECK)) {
REG_WR(cb, xmac_base + XMAC_REG_RX_LSS_CTRL,
(XMAC_RX_LSS_CTRL_REG_LOCAL_FAULT_DISABLE |
XMAC_RX_LSS_CTRL_REG_REMOTE_FAULT_DISABLE));
REG_WR(cb, xmac_base + XMAC_REG_CLEAR_RX_LSS_STATUS, 0);
REG_WR(cb, xmac_base + XMAC_REG_CLEAR_RX_LSS_STATUS,
XMAC_CLEAR_RX_LSS_STATUS_REG_CLEAR_LOCAL_FAULT_STATUS |
XMAC_CLEAR_RX_LSS_STATUS_REG_CLEAR_REMOTE_FAULT_STATUS);
}
REG_WR(cb, xmac_base + XMAC_REG_RX_MAX_SIZE, 0x2710);
REG_WR(cb, xmac_base + XMAC_REG_TX_CTRL, 0xC800);
elink_update_pfc_xmac(params, vars, 0);
if (vars->eee_status & SHMEM_EEE_ADV_STATUS_MASK) {
ELINK_DEBUG_P0(cb, "Setting XMAC for EEE\n");
REG_WR(cb, xmac_base + XMAC_REG_EEE_TIMERS_HI, 0x1380008);
REG_WR(cb, xmac_base + XMAC_REG_EEE_CTRL, 0x1);
} else {
REG_WR(cb, xmac_base + XMAC_REG_EEE_CTRL, 0x0);
}
val = XMAC_CTRL_REG_TX_EN | XMAC_CTRL_REG_RX_EN;
if ((vars->line_speed == ELINK_SPEED_20000) &&
(params->phy[ELINK_INT_PHY].supported &
ELINK_SUPPORTED_20000baseKR2_Full))
val |= XMAC_CTRL_REG_XLGMII_ALIGN_ENB;
if (lb)
val |= XMAC_CTRL_REG_LINE_LOCAL_LPBK;
REG_WR(cb, xmac_base + XMAC_REG_CTRL, val);
elink_set_xumac_nig(params,
((vars->flow_ctrl & ELINK_FLOW_CTRL_TX) != 0), 1);
vars->mac_type = ELINK_MAC_TYPE_XMAC;
return ELINK_STATUS_OK;
}
#endif
#ifndef EXCLUDE_EMAC
static elink_status_t elink_emac_enable(struct elink_params *params,
struct elink_vars *vars, u8 lb)
{
struct elink_dev *cb = params->cb;
u8 port = params->port;
u32 emac_base = port ? GRCBASE_EMAC1 : GRCBASE_EMAC0;
u32 val;
ELINK_DEBUG_P0(cb, "enabling EMAC\n");
REG_WR(cb, GRCBASE_MISC + MISC_REGISTERS_RESET_REG_2_CLEAR,
(MISC_REGISTERS_RESET_REG_2_RST_BMAC0 << port));
REG_WR(cb, NIG_REG_EGRESS_EMAC0_PORT + port*4, 1);
#ifdef ELINK_INCLUDE_EMUL
if (CHIP_REV_IS_EMUL(params->chip_id)) {
REG_WR(cb, NIG_REG_XGXS_LANE_SEL_P0 + port*4, 1);
REG_WR(cb, NIG_REG_XGXS_SERDES0_MODE_SEL + port*4, 1);
}
else
#endif
#ifdef ELINK_INCLUDE_FPGA
if (CHIP_REV_IS_FPGA(params->chip_id)) {
ELINK_DEBUG_P0(cb, "elink_emac_enable: Setting FPGA\n");
REG_WR(cb, NIG_REG_XGXS_LANE_SEL_P0 + port*4, 1);
REG_WR(cb, NIG_REG_XGXS_SERDES0_MODE_SEL + port*4, 0);
} else
#endif
if (vars->phy_flags & PHY_XGXS_FLAG) {
u32 ser_lane = ((params->lane_config &
PORT_HW_CFG_LANE_SWAP_CFG_MASTER_MASK) >>
PORT_HW_CFG_LANE_SWAP_CFG_MASTER_SHIFT);
ELINK_DEBUG_P0(cb, "XGXS\n");
REG_WR(cb, NIG_REG_XGXS_LANE_SEL_P0 + port*4, ser_lane);
REG_WR(cb, NIG_REG_XGXS_SERDES0_MODE_SEL + port*4, 1);
} else {
ELINK_DEBUG_P0(cb, "SerDes\n");
REG_WR(cb, NIG_REG_XGXS_SERDES0_MODE_SEL + port*4, 0);
}
elink_bits_en(cb, emac_base + EMAC_REG_EMAC_RX_MODE,
EMAC_RX_MODE_RESET);
elink_bits_en(cb, emac_base + EMAC_REG_EMAC_TX_MODE,
EMAC_TX_MODE_RESET);
#if defined(ELINK_INCLUDE_EMUL) || defined(ELINK_INCLUDE_FPGA)
if (CHIP_REV_IS_SLOW(params->chip_id)) {
val = REG_RD(cb, emac_base + EMAC_REG_EMAC_MODE);
EMAC_WR(cb, EMAC_REG_EMAC_MODE, (val | EMAC_MODE_PORT_GMII));
} else {
#endif
elink_bits_dis(cb, emac_base + EMAC_REG_EMAC_RX_MODE,
EMAC_RX_MODE_FLOW_EN);
elink_bits_dis(cb, emac_base + EMAC_REG_EMAC_TX_MODE,
(EMAC_TX_MODE_EXT_PAUSE_EN |
EMAC_TX_MODE_FLOW_EN));
if (!(params->feature_config_flags &
ELINK_FEATURE_CONFIG_PFC_ENABLED)) {
if (vars->flow_ctrl & ELINK_FLOW_CTRL_RX)
elink_bits_en(cb, emac_base +
EMAC_REG_EMAC_RX_MODE,
EMAC_RX_MODE_FLOW_EN);
if (vars->flow_ctrl & ELINK_FLOW_CTRL_TX)
elink_bits_en(cb, emac_base +
EMAC_REG_EMAC_TX_MODE,
(EMAC_TX_MODE_EXT_PAUSE_EN |
EMAC_TX_MODE_FLOW_EN));
} else
elink_bits_en(cb, emac_base + EMAC_REG_EMAC_TX_MODE,
EMAC_TX_MODE_FLOW_EN);
#if defined(ELINK_INCLUDE_EMUL) || defined(ELINK_INCLUDE_FPGA)
}
#endif
val = REG_RD(cb, emac_base + EMAC_REG_EMAC_RX_MODE);
val |= EMAC_RX_MODE_KEEP_VLAN_TAG | EMAC_RX_MODE_PROMISCUOUS;
EMAC_WR(cb, EMAC_REG_RX_PFC_MODE, 0);
if (params->feature_config_flags & ELINK_FEATURE_CONFIG_PFC_ENABLED) {
ELINK_DEBUG_P0(cb, "PFC is enabled\n");
EMAC_WR(cb, EMAC_REG_RX_PFC_MODE,
EMAC_REG_RX_PFC_MODE_RX_EN |
EMAC_REG_RX_PFC_MODE_TX_EN |
EMAC_REG_RX_PFC_MODE_PRIORITIES);
EMAC_WR(cb, EMAC_REG_RX_PFC_PARAM,
((0x0101 <<
EMAC_REG_RX_PFC_PARAM_OPCODE_BITSHIFT) |
(0x00ff <<
EMAC_REG_RX_PFC_PARAM_PRIORITY_EN_BITSHIFT)));
val |= EMAC_RX_MODE_KEEP_MAC_CONTROL;
}
EMAC_WR(cb, EMAC_REG_EMAC_RX_MODE, val);
val = REG_RD(cb, emac_base + EMAC_REG_EMAC_MODE);
if (lb)
val |= 0x810;
else
val &= ~0x810;
EMAC_WR(cb, EMAC_REG_EMAC_MODE, val);
REG_WR(cb, NIG_REG_NIG_EMAC0_EN + port*4, 1);
#ifndef ELINK_AUX_POWER
EMAC_WR(cb, EMAC_REG_EMAC_RX_MTU_SIZE,
(EMAC_RX_MTU_SIZE_JUMBO_ENA |
(ELINK_ETH_MAX_JUMBO_PACKET_SIZE + ELINK_ETH_OVREHEAD)));
#endif
REG_WR(cb, NIG_REG_NIG_INGRESS_EMAC0_NO_CRC + port*4, 0x1);
REG_WR(cb, NIG_REG_BMAC0_IN_EN + port*4, 0x0);
REG_WR(cb, NIG_REG_BMAC0_PAUSE_OUT_EN + port*4, 0x0);
REG_WR(cb, NIG_REG_BMAC0_OUT_EN + port*4, 0x0);
REG_WR(cb, NIG_REG_EMAC0_IN_EN + port*4, 0x1);
val = 0;
if ((params->feature_config_flags &
ELINK_FEATURE_CONFIG_PFC_ENABLED) ||
(vars->flow_ctrl & ELINK_FLOW_CTRL_TX))
val = 1;
REG_WR(cb, NIG_REG_EMAC0_PAUSE_OUT_EN + port*4, val);
REG_WR(cb, NIG_REG_EGRESS_EMAC0_OUT_EN + port*4, 0x1);
#ifdef ELINK_INCLUDE_EMUL
if (CHIP_REV_IS_EMUL(params->chip_id)) {
REG_WR(cb, GRCBASE_MISC + MISC_REGISTERS_RESET_REG_2_SET,
(MISC_REGISTERS_RESET_REG_2_RST_BMAC0 << port));
REG_WR(cb, NIG_REG_BMAC0_REGS_OUT_EN + port*4, 0x1);
} else
#endif
REG_WR(cb, NIG_REG_BMAC0_REGS_OUT_EN + port*4, 0x0);
vars->mac_type = ELINK_MAC_TYPE_EMAC;
return ELINK_STATUS_OK;
}
#endif
#ifndef EXCLUDE_BMAC1
static void elink_update_pfc_bmac1(struct elink_params *params,
struct elink_vars *vars)
{
u32 wb_data[2];
struct elink_dev *cb = params->cb;
u32 bmac_addr = params->port ? NIG_REG_INGRESS_BMAC1_MEM :
NIG_REG_INGRESS_BMAC0_MEM;
u32 val = 0x14;
if ((!(params->feature_config_flags &
ELINK_FEATURE_CONFIG_PFC_ENABLED)) &&
(vars->flow_ctrl & ELINK_FLOW_CTRL_RX))
val |= (1<<5);
wb_data[0] = val;
wb_data[1] = 0;
REG_WR_DMAE(cb, bmac_addr + BIGMAC_REGISTER_RX_CONTROL, wb_data, 2);
val = 0xc0;
if (!(params->feature_config_flags &
ELINK_FEATURE_CONFIG_PFC_ENABLED) &&
(vars->flow_ctrl & ELINK_FLOW_CTRL_TX))
val |= 0x800000;
wb_data[0] = val;
wb_data[1] = 0;
REG_WR_DMAE(cb, bmac_addr + BIGMAC_REGISTER_TX_CONTROL, wb_data, 2);
}
#endif
#ifndef EXCLUDE_BMAC2
static void elink_update_pfc_bmac2(struct elink_params *params,
struct elink_vars *vars,
u8 is_lb)
{
u32 wb_data[2];
struct elink_dev *cb = params->cb;
u32 bmac_addr = params->port ? NIG_REG_INGRESS_BMAC1_MEM :
NIG_REG_INGRESS_BMAC0_MEM;
u32 val = 0x14;
if ((!(params->feature_config_flags &
ELINK_FEATURE_CONFIG_PFC_ENABLED)) &&
(vars->flow_ctrl & ELINK_FLOW_CTRL_RX))
val |= (1<<5);
wb_data[0] = val;
wb_data[1] = 0;
REG_WR_DMAE(cb, bmac_addr + BIGMAC2_REGISTER_RX_CONTROL, wb_data, 2);
USLEEP(cb, 30);
val = 0xc0;
if (!(params->feature_config_flags &
ELINK_FEATURE_CONFIG_PFC_ENABLED) &&
(vars->flow_ctrl & ELINK_FLOW_CTRL_TX))
val |= 0x800000;
wb_data[0] = val;
wb_data[1] = 0;
REG_WR_DMAE(cb, bmac_addr + BIGMAC2_REGISTER_TX_CONTROL, wb_data, 2);
if (params->feature_config_flags & ELINK_FEATURE_CONFIG_PFC_ENABLED) {
ELINK_DEBUG_P0(cb, "PFC is enabled\n");
wb_data[0] = 0x0;
wb_data[0] |= (1<<0);
wb_data[0] |= (1<<1);
wb_data[0] |= (1<<2);
wb_data[0] |= (1<<3);
wb_data[0] |= (1<<5);
wb_data[1] = 0;
REG_WR_DMAE(cb, bmac_addr + BIGMAC2_REGISTER_PFC_CONTROL,
wb_data, 2);
wb_data[0] &= ~(1<<2);
} else {
ELINK_DEBUG_P0(cb, "PFC is disabled\n");
wb_data[0] = 0x8;
wb_data[1] = 0;
}
REG_WR_DMAE(cb, bmac_addr + BIGMAC2_REGISTER_PFC_CONTROL, wb_data, 2);
val = 0x8000;
if (params->feature_config_flags & ELINK_FEATURE_CONFIG_PFC_ENABLED)
val |= (1<<16);
wb_data[0] = val;
wb_data[1] = 0;
REG_WR_DMAE(cb, bmac_addr + BIGMAC2_REGISTER_TX_PAUSE_CONTROL,
wb_data, 2);
val = 0x3;
if (is_lb) {
val |= 0x4;
ELINK_DEBUG_P0(cb, "enable bmac loopback\n");
}
if (params->feature_config_flags & ELINK_FEATURE_CONFIG_PFC_ENABLED)
val |= ((1<<6)|(1<<5));
wb_data[0] = val;
wb_data[1] = 0;
REG_WR_DMAE(cb, bmac_addr + BIGMAC2_REGISTER_BMAC_CONTROL, wb_data, 2);
}
#endif
#endif
#ifdef ELINK_ENHANCEMENTS
static elink_status_t elink_pfc_nig_rx_priority_mask(struct elink_dev *cb,
u8 cos_entry,
u32 priority_mask, u8 port)
{
u32 nig_reg_rx_priority_mask_add = 0;
switch (cos_entry) {
case 0:
nig_reg_rx_priority_mask_add = (port) ?
NIG_REG_P1_RX_COS0_PRIORITY_MASK :
NIG_REG_P0_RX_COS0_PRIORITY_MASK;
break;
case 1:
nig_reg_rx_priority_mask_add = (port) ?
NIG_REG_P1_RX_COS1_PRIORITY_MASK :
NIG_REG_P0_RX_COS1_PRIORITY_MASK;
break;
case 2:
nig_reg_rx_priority_mask_add = (port) ?
NIG_REG_P1_RX_COS2_PRIORITY_MASK :
NIG_REG_P0_RX_COS2_PRIORITY_MASK;
break;
case 3:
if (port)
return ELINK_STATUS_ERROR;
nig_reg_rx_priority_mask_add = NIG_REG_P0_RX_COS3_PRIORITY_MASK;
break;
case 4:
if (port)
return ELINK_STATUS_ERROR;
nig_reg_rx_priority_mask_add = NIG_REG_P0_RX_COS4_PRIORITY_MASK;
break;
case 5:
if (port)
return ELINK_STATUS_ERROR;
nig_reg_rx_priority_mask_add = NIG_REG_P0_RX_COS5_PRIORITY_MASK;
break;
}
REG_WR(cb, nig_reg_rx_priority_mask_add, priority_mask);
return ELINK_STATUS_OK;
}
#endif
#ifndef EXCLUDE_NON_COMMON_INIT
static void elink_update_mng(struct elink_params *params, u32 link_status)
{
struct elink_dev *cb = params->cb;
REG_WR(cb, params->shmem_base +
OFFSETOF(struct shmem_region,
port_mb[params->port].link_status), link_status);
}
#ifdef ELINK_ENHANCEMENTS
static void elink_update_pfc_nig(struct elink_params *params,
struct elink_vars *vars,
struct elink_nig_brb_pfc_port_params *nig_params)
{
u32 xcm_mask = 0, ppp_enable = 0, pause_enable = 0, llfc_out_en = 0;
u32 llfc_enable = 0, xcm_out_en = 0, hwpfc_enable = 0;
u32 pkt_priority_to_cos = 0;
struct elink_dev *cb = params->cb;
u8 port = params->port;
int set_pfc = params->feature_config_flags &
ELINK_FEATURE_CONFIG_PFC_ENABLED;
ELINK_DEBUG_P0(cb, "updating pfc nig parameters\n");
xcm_mask = REG_RD(cb, port ? NIG_REG_LLH1_XCM_MASK :
NIG_REG_LLH0_XCM_MASK);
if (set_pfc) {
pause_enable = 0;
llfc_out_en = 0;
llfc_enable = 0;
if (CHIP_IS_E3(params->chip_id))
ppp_enable = 0;
else
ppp_enable = 1;
xcm_mask &= ~(port ? NIG_LLH1_XCM_MASK_REG_LLH1_XCM_MASK_BCN :
NIG_LLH0_XCM_MASK_REG_LLH0_XCM_MASK_BCN);
xcm_out_en = 0;
hwpfc_enable = 1;
} else {
if (nig_params) {
llfc_out_en = nig_params->llfc_out_en;
llfc_enable = nig_params->llfc_enable;
pause_enable = nig_params->pause_enable;
} else
pause_enable = 1;
xcm_mask |= (port ? NIG_LLH1_XCM_MASK_REG_LLH1_XCM_MASK_BCN :
NIG_LLH0_XCM_MASK_REG_LLH0_XCM_MASK_BCN);
xcm_out_en = 1;
}
if (CHIP_IS_E3(params->chip_id))
REG_WR(cb, port ? NIG_REG_BRB1_PAUSE_IN_EN :
NIG_REG_BRB0_PAUSE_IN_EN, pause_enable);
REG_WR(cb, port ? NIG_REG_LLFC_OUT_EN_1 :
NIG_REG_LLFC_OUT_EN_0, llfc_out_en);
REG_WR(cb, port ? NIG_REG_LLFC_ENABLE_1 :
NIG_REG_LLFC_ENABLE_0, llfc_enable);
REG_WR(cb, port ? NIG_REG_PAUSE_ENABLE_1 :
NIG_REG_PAUSE_ENABLE_0, pause_enable);
REG_WR(cb, port ? NIG_REG_PPP_ENABLE_1 :
NIG_REG_PPP_ENABLE_0, ppp_enable);
REG_WR(cb, port ? NIG_REG_LLH1_XCM_MASK :
NIG_REG_LLH0_XCM_MASK, xcm_mask);
REG_WR(cb, port ? NIG_REG_LLFC_EGRESS_SRC_ENABLE_1 :
NIG_REG_LLFC_EGRESS_SRC_ENABLE_0, 0x7);
REG_WR(cb, port ? NIG_REG_XCM1_OUT_EN :
NIG_REG_XCM0_OUT_EN, xcm_out_en);
REG_WR(cb, port ? NIG_REG_P1_HWPFC_ENABLE :
NIG_REG_P0_HWPFC_ENABLE, hwpfc_enable);
if (nig_params) {
u8 i = 0;
pkt_priority_to_cos = nig_params->pkt_priority_to_cos;
for (i = 0; i < nig_params->num_of_rx_cos_priority_mask; i++)
elink_pfc_nig_rx_priority_mask(cb, i,
nig_params->rx_cos_priority_mask[i], port);
REG_WR(cb, port ? NIG_REG_LLFC_HIGH_PRIORITY_CLASSES_1 :
NIG_REG_LLFC_HIGH_PRIORITY_CLASSES_0,
nig_params->llfc_high_priority_classes);
REG_WR(cb, port ? NIG_REG_LLFC_LOW_PRIORITY_CLASSES_1 :
NIG_REG_LLFC_LOW_PRIORITY_CLASSES_0,
nig_params->llfc_low_priority_classes);
}
REG_WR(cb, port ? NIG_REG_P1_PKT_PRIORITY_TO_COS :
NIG_REG_P0_PKT_PRIORITY_TO_COS,
pkt_priority_to_cos);
}
elink_status_t elink_update_pfc(struct elink_params *params,
struct elink_vars *vars,
struct elink_nig_brb_pfc_port_params *pfc_params)
{
u32 val;
struct elink_dev *cb = params->cb;
u8 bmac_loopback = (params->loopback_mode == ELINK_LOOPBACK_BMAC);
if (params->feature_config_flags & ELINK_FEATURE_CONFIG_PFC_ENABLED)
vars->link_status |= LINK_STATUS_PFC_ENABLED;
else
vars->link_status &= ~LINK_STATUS_PFC_ENABLED;
elink_update_mng(params, vars->link_status);
elink_update_pfc_nig(params, vars, pfc_params);
if (!vars->link_up)
return ELINK_STATUS_OK;
ELINK_DEBUG_P0(cb, "About to update PFC in BMAC\n");
if (CHIP_IS_E3(params->chip_id)) {
if (vars->mac_type == ELINK_MAC_TYPE_XMAC)
elink_update_pfc_xmac(params, vars, 0);
} else {
val = REG_RD(cb, MISC_REG_RESET_REG_2);
if ((val &
(MISC_REGISTERS_RESET_REG_2_RST_BMAC0 << params->port))
== 0) {
ELINK_DEBUG_P0(cb, "About to update PFC in EMAC\n");
elink_emac_enable(params, vars, 0);
return ELINK_STATUS_OK;
}
if (CHIP_IS_E2(params->chip_id))
elink_update_pfc_bmac2(params, vars, bmac_loopback);
else
elink_update_pfc_bmac1(params, vars);
val = 0;
if ((params->feature_config_flags &
ELINK_FEATURE_CONFIG_PFC_ENABLED) ||
(vars->flow_ctrl & ELINK_FLOW_CTRL_TX))
val = 1;
REG_WR(cb, NIG_REG_BMAC0_PAUSE_OUT_EN + params->port*4, val);
}
return ELINK_STATUS_OK;
}
#endif
#ifndef EXCLUDE_BMAC1
static elink_status_t elink_bmac1_enable(struct elink_params *params,
struct elink_vars *vars,
u8 is_lb)
{
struct elink_dev *cb = params->cb;
u8 port = params->port;
u32 bmac_addr = port ? NIG_REG_INGRESS_BMAC1_MEM :
NIG_REG_INGRESS_BMAC0_MEM;
u32 wb_data[2];
u32 val;
ELINK_DEBUG_P0(cb, "Enabling BigMAC1\n");
wb_data[0] = 0x3c;
wb_data[1] = 0;
REG_WR_DMAE(cb, bmac_addr + BIGMAC_REGISTER_BMAC_XGXS_CONTROL,
wb_data, 2);
wb_data[0] = ((params->mac_addr[2] << 24) |
(params->mac_addr[3] << 16) |
(params->mac_addr[4] << 8) |
params->mac_addr[5]);
wb_data[1] = ((params->mac_addr[0] << 8) |
params->mac_addr[1]);
REG_WR_DMAE(cb, bmac_addr + BIGMAC_REGISTER_TX_SOURCE_ADDR, wb_data, 2);
val = 0x3;
if (is_lb) {
val |= 0x4;
ELINK_DEBUG_P0(cb, "enable bmac loopback\n");
}
wb_data[0] = val;
wb_data[1] = 0;
REG_WR_DMAE(cb, bmac_addr + BIGMAC_REGISTER_BMAC_CONTROL, wb_data, 2);
wb_data[0] = ELINK_ETH_MAX_JUMBO_PACKET_SIZE + ELINK_ETH_OVREHEAD;
wb_data[1] = 0;
REG_WR_DMAE(cb, bmac_addr + BIGMAC_REGISTER_RX_MAX_SIZE, wb_data, 2);
elink_update_pfc_bmac1(params, vars);
wb_data[0] = ELINK_ETH_MAX_JUMBO_PACKET_SIZE + ELINK_ETH_OVREHEAD;
wb_data[1] = 0;
REG_WR_DMAE(cb, bmac_addr + BIGMAC_REGISTER_TX_MAX_SIZE, wb_data, 2);
wb_data[0] = ELINK_ETH_MAX_JUMBO_PACKET_SIZE + ELINK_ETH_OVREHEAD;
wb_data[1] = 0;
REG_WR_DMAE(cb, bmac_addr + BIGMAC_REGISTER_CNT_MAX_SIZE, wb_data, 2);
wb_data[0] = 0x1000200;
wb_data[1] = 0;
REG_WR_DMAE(cb, bmac_addr + BIGMAC_REGISTER_RX_LLFC_MSG_FLDS,
wb_data, 2);
#ifdef ELINK_INCLUDE_EMUL
if (CHIP_REV_IS_EMUL(params->chip_id)) {
wb_data[0] = 0xf000;
wb_data[1] = 0;
REG_WR_DMAE(cb, bmac_addr + BIGMAC_REGISTER_TX_PAUSE_THRESHOLD,
wb_data, 2);
}
#endif
return ELINK_STATUS_OK;
}
#endif
#ifndef EXCLUDE_BMAC2
static elink_status_t elink_bmac2_enable(struct elink_params *params,
struct elink_vars *vars,
u8 is_lb)
{
struct elink_dev *cb = params->cb;
u8 port = params->port;
u32 bmac_addr = port ? NIG_REG_INGRESS_BMAC1_MEM :
NIG_REG_INGRESS_BMAC0_MEM;
u32 wb_data[2];
ELINK_DEBUG_P0(cb, "Enabling BigMAC2\n");
wb_data[0] = 0;
wb_data[1] = 0;
REG_WR_DMAE(cb, bmac_addr + BIGMAC2_REGISTER_BMAC_CONTROL, wb_data, 2);
USLEEP(cb, 30);
wb_data[0] = 0x3c;
wb_data[1] = 0;
REG_WR_DMAE(cb, bmac_addr + BIGMAC2_REGISTER_BMAC_XGXS_CONTROL,
wb_data, 2);
USLEEP(cb, 30);
wb_data[0] = ((params->mac_addr[2] << 24) |
(params->mac_addr[3] << 16) |
(params->mac_addr[4] << 8) |
params->mac_addr[5]);
wb_data[1] = ((params->mac_addr[0] << 8) |
params->mac_addr[1]);
REG_WR_DMAE(cb, bmac_addr + BIGMAC2_REGISTER_TX_SOURCE_ADDR,
wb_data, 2);
USLEEP(cb, 30);
wb_data[0] = 0x1000200;
wb_data[1] = 0;
REG_WR_DMAE(cb, bmac_addr + BIGMAC2_REGISTER_RX_LLFC_MSG_FLDS,
wb_data, 2);
USLEEP(cb, 30);
wb_data[0] = ELINK_ETH_MAX_JUMBO_PACKET_SIZE + ELINK_ETH_OVREHEAD;
wb_data[1] = 0;
REG_WR_DMAE(cb, bmac_addr + BIGMAC2_REGISTER_RX_MAX_SIZE, wb_data, 2);
USLEEP(cb, 30);
wb_data[0] = ELINK_ETH_MAX_JUMBO_PACKET_SIZE + ELINK_ETH_OVREHEAD;
wb_data[1] = 0;
REG_WR_DMAE(cb, bmac_addr + BIGMAC2_REGISTER_TX_MAX_SIZE, wb_data, 2);
USLEEP(cb, 30);
wb_data[0] = ELINK_ETH_MAX_JUMBO_PACKET_SIZE + ELINK_ETH_OVREHEAD - 2;
wb_data[1] = 0;
REG_WR_DMAE(cb, bmac_addr + BIGMAC2_REGISTER_CNT_MAX_SIZE, wb_data, 2);
USLEEP(cb, 30);
elink_update_pfc_bmac2(params, vars, is_lb);
return ELINK_STATUS_OK;
}
#endif
#if !defined(EXCLUDE_BMAC2)
static elink_status_t elink_bmac_enable(struct elink_params *params,
struct elink_vars *vars,
u8 is_lb, u8 reset_bmac)
{
elink_status_t rc = ELINK_STATUS_OK;
u8 port = params->port;
struct elink_dev *cb = params->cb;
u32 val;
if (reset_bmac) {
REG_WR(cb, GRCBASE_MISC + MISC_REGISTERS_RESET_REG_2_CLEAR,
(MISC_REGISTERS_RESET_REG_2_RST_BMAC0 << port));
MSLEEP(cb, 1);
}
REG_WR(cb, GRCBASE_MISC + MISC_REGISTERS_RESET_REG_2_SET,
(MISC_REGISTERS_RESET_REG_2_RST_BMAC0 << port));
REG_WR(cb, NIG_REG_BMAC0_REGS_OUT_EN + port*4, 0x1);
#ifdef ELINK_ENHANCEMENTS
if (CHIP_IS_E2(params->chip_id))
#endif
#ifndef EXCLUDE_BMAC2
rc = elink_bmac2_enable(params, vars, is_lb);
#endif
#ifdef ELINK_ENHANCEMENTS
else
#endif
#ifndef EXCLUDE_BMAC1
rc = elink_bmac1_enable(params, vars, is_lb);
#endif
REG_WR(cb, NIG_REG_XGXS_SERDES0_MODE_SEL + port*4, 0x1);
REG_WR(cb, NIG_REG_XGXS_LANE_SEL_P0 + port*4, 0x0);
REG_WR(cb, NIG_REG_EGRESS_EMAC0_PORT + port*4, 0x0);
val = 0;
if ((params->feature_config_flags &
ELINK_FEATURE_CONFIG_PFC_ENABLED) ||
(vars->flow_ctrl & ELINK_FLOW_CTRL_TX))
val = 1;
REG_WR(cb, NIG_REG_BMAC0_PAUSE_OUT_EN + port*4, val);
REG_WR(cb, NIG_REG_EGRESS_EMAC0_OUT_EN + port*4, 0x0);
REG_WR(cb, NIG_REG_EMAC0_IN_EN + port*4, 0x0);
REG_WR(cb, NIG_REG_EMAC0_PAUSE_OUT_EN + port*4, 0x0);
REG_WR(cb, NIG_REG_BMAC0_IN_EN + port*4, 0x1);
REG_WR(cb, NIG_REG_BMAC0_OUT_EN + port*4, 0x1);
vars->mac_type = ELINK_MAC_TYPE_BMAC;
return rc;
}
#endif
#if !defined(EXCLUDE_BMAC2) && !defined(EXCLUDE_BMAC1)
static void elink_set_bmac_rx(struct elink_dev *cb, u32 chip_id, u8 port, u8 en)
{
u32 bmac_addr = port ? NIG_REG_INGRESS_BMAC1_MEM :
NIG_REG_INGRESS_BMAC0_MEM;
u32 wb_data[2];
u32 nig_bmac_enable = REG_RD(cb, NIG_REG_BMAC0_REGS_OUT_EN + port*4);
if (CHIP_IS_E2(chip_id))
bmac_addr += BIGMAC2_REGISTER_BMAC_CONTROL;
else
bmac_addr += BIGMAC_REGISTER_BMAC_CONTROL;
if (REG_RD(cb, MISC_REG_RESET_REG_2) &
(MISC_REGISTERS_RESET_REG_2_RST_BMAC0 << port) &&
nig_bmac_enable) {
REG_RD_DMAE(cb, bmac_addr, wb_data, 2);
if (en)
wb_data[0] |= ELINK_BMAC_CONTROL_RX_ENABLE;
else
wb_data[0] &= ~ELINK_BMAC_CONTROL_RX_ENABLE;
REG_WR_DMAE(cb, bmac_addr, wb_data, 2);
MSLEEP(cb, 1);
}
}
#endif
#endif
#ifndef ELINK_AUX_POWER
static elink_status_t elink_pbf_update(struct elink_params *params, u32 flow_ctrl,
u32 line_speed)
{
struct elink_dev *cb = params->cb;
u8 port = params->port;
u32 init_crd, crd;
u32 count = 1000;
REG_WR(cb, PBF_REG_DISABLE_NEW_TASK_PROC_P0 + port*4, 0x1);
init_crd = REG_RD(cb, PBF_REG_P0_INIT_CRD + port*4);
crd = REG_RD(cb, PBF_REG_P0_CREDIT + port*8);
ELINK_DEBUG_P2(cb, "init_crd 0x%x crd 0x%x\n", init_crd, crd);
while ((init_crd != crd) && count) {
MSLEEP(cb, 5);
crd = REG_RD(cb, PBF_REG_P0_CREDIT + port*8);
count--;
}
crd = REG_RD(cb, PBF_REG_P0_CREDIT + port*8);
if (init_crd != crd) {
ELINK_DEBUG_P2(cb, "BUG! init_crd 0x%x != crd 0x%x\n",
init_crd, crd);
return ELINK_STATUS_ERROR;
}
if (flow_ctrl & ELINK_FLOW_CTRL_RX ||
line_speed == ELINK_SPEED_10 ||
line_speed == ELINK_SPEED_100 ||
line_speed == ELINK_SPEED_1000 ||
line_speed == ELINK_SPEED_2500) {
REG_WR(cb, PBF_REG_P0_PAUSE_ENABLE + port*4, 1);
REG_WR(cb, PBF_REG_P0_ARB_THRSH + port*4, 0);
init_crd = 778;
} else {
u32 thresh = (ELINK_ETH_MAX_JUMBO_PACKET_SIZE +
ELINK_ETH_OVREHEAD)/16;
REG_WR(cb, PBF_REG_P0_PAUSE_ENABLE + port*4, 0);
REG_WR(cb, PBF_REG_P0_ARB_THRSH + port*4, thresh);
switch (line_speed) {
case ELINK_SPEED_10000:
init_crd = thresh + 553 - 22;
break;
default:
ELINK_DEBUG_P1(cb, "Invalid line_speed 0x%x\n",
line_speed);
return ELINK_STATUS_ERROR;
}
}
REG_WR(cb, PBF_REG_P0_INIT_CRD + port*4, init_crd);
ELINK_DEBUG_P2(cb, "PBF updated to speed %d credit %d\n",
line_speed, init_crd);
REG_WR(cb, PBF_REG_INIT_P0 + port*4, 0x1);
MSLEEP(cb, 5);
REG_WR(cb, PBF_REG_INIT_P0 + port*4, 0x0);
REG_WR(cb, PBF_REG_DISABLE_NEW_TASK_PROC_P0 + port*4, 0x0);
return ELINK_STATUS_OK;
}
#endif
#ifndef EXCLUDE_COMMON_INIT
static u32 elink_get_emac_base(struct elink_dev *cb,
u32 mdc_mdio_access, u8 port)
{
u32 emac_base = 0;
switch (mdc_mdio_access) {
case SHARED_HW_CFG_MDC_MDIO_ACCESS1_PHY_TYPE:
break;
case SHARED_HW_CFG_MDC_MDIO_ACCESS1_EMAC0:
if (REG_RD(cb, NIG_REG_PORT_SWAP))
emac_base = GRCBASE_EMAC1;
else
emac_base = GRCBASE_EMAC0;
break;
case SHARED_HW_CFG_MDC_MDIO_ACCESS1_EMAC1:
if (REG_RD(cb, NIG_REG_PORT_SWAP))
emac_base = GRCBASE_EMAC0;
else
emac_base = GRCBASE_EMAC1;
break;
case SHARED_HW_CFG_MDC_MDIO_ACCESS1_BOTH:
emac_base = (port) ? GRCBASE_EMAC1 : GRCBASE_EMAC0;
break;
case SHARED_HW_CFG_MDC_MDIO_ACCESS1_SWAPPED:
emac_base = (port) ? GRCBASE_EMAC0 : GRCBASE_EMAC1;
break;
default:
break;
}
return emac_base;
}
#endif
#ifndef EXCLUDE_NON_COMMON_INIT
#ifndef EXCLUDE_BCM54618SE
static elink_status_t elink_cl22_write(struct elink_dev *cb,
struct elink_phy *phy,
u16 reg, u16 val)
{
u32 tmp, mode;
u8 i;
elink_status_t rc = ELINK_STATUS_OK;
mode = REG_RD(cb, phy->mdio_ctrl + EMAC_REG_EMAC_MDIO_MODE);
REG_WR(cb, phy->mdio_ctrl + EMAC_REG_EMAC_MDIO_MODE,
mode & ~EMAC_MDIO_MODE_CLAUSE_45);
tmp = ((phy->addr << 21) | (reg << 16) | val |
EMAC_MDIO_COMM_COMMAND_WRITE_22 |
EMAC_MDIO_COMM_START_BUSY);
REG_WR(cb, phy->mdio_ctrl + EMAC_REG_EMAC_MDIO_COMM, tmp);
for (i = 0; i < 50; i++) {
USLEEP(cb, 10);
tmp = REG_RD(cb, phy->mdio_ctrl + EMAC_REG_EMAC_MDIO_COMM);
if (!(tmp & EMAC_MDIO_COMM_START_BUSY)) {
USLEEP(cb, 5);
break;
}
}
if (tmp & EMAC_MDIO_COMM_START_BUSY) {
ELINK_DEBUG_P0(cb, "write phy register failed\n");
rc = ELINK_STATUS_TIMEOUT;
}
REG_WR(cb, phy->mdio_ctrl + EMAC_REG_EMAC_MDIO_MODE, mode);
return rc;
}
static elink_status_t elink_cl22_read(struct elink_dev *cb,
struct elink_phy *phy,
u16 reg, u16 *ret_val)
{
u32 val, mode;
u16 i;
elink_status_t rc = ELINK_STATUS_OK;
mode = REG_RD(cb, phy->mdio_ctrl + EMAC_REG_EMAC_MDIO_MODE);
REG_WR(cb, phy->mdio_ctrl + EMAC_REG_EMAC_MDIO_MODE,
mode & ~EMAC_MDIO_MODE_CLAUSE_45);
val = ((phy->addr << 21) | (reg << 16) |
EMAC_MDIO_COMM_COMMAND_READ_22 |
EMAC_MDIO_COMM_START_BUSY);
REG_WR(cb, phy->mdio_ctrl + EMAC_REG_EMAC_MDIO_COMM, val);
for (i = 0; i < 50; i++) {
USLEEP(cb, 10);
val = REG_RD(cb, phy->mdio_ctrl + EMAC_REG_EMAC_MDIO_COMM);
if (!(val & EMAC_MDIO_COMM_START_BUSY)) {
*ret_val = (u16)(val & EMAC_MDIO_COMM_DATA);
USLEEP(cb, 5);
break;
}
}
if (val & EMAC_MDIO_COMM_START_BUSY) {
ELINK_DEBUG_P0(cb, "read phy register failed\n");
*ret_val = 0;
rc = ELINK_STATUS_TIMEOUT;
}
REG_WR(cb, phy->mdio_ctrl + EMAC_REG_EMAC_MDIO_MODE, mode);
return rc;
}
#endif
#endif
static elink_status_t elink_cl45_read(struct elink_dev *cb, struct elink_phy *phy,
u8 devad, u16 reg, u16 *ret_val)
{
u32 val;
u16 i;
elink_status_t rc = ELINK_STATUS_OK;
#ifndef ELINK_AUX_POWER
u32 chip_id;
if (phy->flags & ELINK_FLAGS_MDC_MDIO_WA_G) {
chip_id = (REG_RD(cb, MISC_REG_CHIP_NUM) << 16) |
((REG_RD(cb, MISC_REG_CHIP_REV) & 0xf) << 12);
elink_set_mdio_clk(cb, chip_id, phy->mdio_ctrl);
}
#endif
if (phy->flags & ELINK_FLAGS_MDC_MDIO_WA_B0)
elink_bits_en(cb, phy->mdio_ctrl + EMAC_REG_EMAC_MDIO_STATUS,
EMAC_MDIO_STATUS_10MB);
val = ((phy->addr << 21) | (devad << 16) | reg |
EMAC_MDIO_COMM_COMMAND_ADDRESS |
EMAC_MDIO_COMM_START_BUSY);
REG_WR(cb, phy->mdio_ctrl + EMAC_REG_EMAC_MDIO_COMM, val);
for (i = 0; i < 50; i++) {
USLEEP(cb, 10);
val = REG_RD(cb, phy->mdio_ctrl + EMAC_REG_EMAC_MDIO_COMM);
if (!(val & EMAC_MDIO_COMM_START_BUSY)) {
USLEEP(cb, 5);
break;
}
}
if (val & EMAC_MDIO_COMM_START_BUSY) {
ELINK_DEBUG_P0(cb, "read phy register failed\n");
elink_cb_event_log(cb, ELINK_LOG_ID_MDIO_ACCESS_TIMEOUT);
*ret_val = 0;
rc = ELINK_STATUS_TIMEOUT;
} else {
val = ((phy->addr << 21) | (devad << 16) |
EMAC_MDIO_COMM_COMMAND_READ_45 |
EMAC_MDIO_COMM_START_BUSY);
REG_WR(cb, phy->mdio_ctrl + EMAC_REG_EMAC_MDIO_COMM, val);
for (i = 0; i < 50; i++) {
USLEEP(cb, 10);
val = REG_RD(cb, phy->mdio_ctrl +
EMAC_REG_EMAC_MDIO_COMM);
if (!(val & EMAC_MDIO_COMM_START_BUSY)) {
*ret_val = (u16)(val & EMAC_MDIO_COMM_DATA);
break;
}
}
if (val & EMAC_MDIO_COMM_START_BUSY) {
ELINK_DEBUG_P0(cb, "read phy register failed\n");
elink_cb_event_log(cb, ELINK_LOG_ID_MDIO_ACCESS_TIMEOUT);
*ret_val = 0;
rc = ELINK_STATUS_TIMEOUT;
}
}
if (phy->flags & ELINK_FLAGS_MDC_MDIO_WA) {
phy->flags ^= ELINK_FLAGS_DUMMY_READ;
if (phy->flags & ELINK_FLAGS_DUMMY_READ) {
u16 temp_val;
elink_cl45_read(cb, phy, devad, 0xf, &temp_val);
}
}
if (phy->flags & ELINK_FLAGS_MDC_MDIO_WA_B0)
elink_bits_dis(cb, phy->mdio_ctrl + EMAC_REG_EMAC_MDIO_STATUS,
EMAC_MDIO_STATUS_10MB);
return rc;
}
static elink_status_t elink_cl45_write(struct elink_dev *cb, struct elink_phy *phy,
u8 devad, u16 reg, u16 val)
{
u32 tmp;
u8 i;
elink_status_t rc = ELINK_STATUS_OK;
#ifndef ELINK_AUX_POWER
u32 chip_id;
if (phy->flags & ELINK_FLAGS_MDC_MDIO_WA_G) {
chip_id = (REG_RD(cb, MISC_REG_CHIP_NUM) << 16) |
((REG_RD(cb, MISC_REG_CHIP_REV) & 0xf) << 12);
elink_set_mdio_clk(cb, chip_id, phy->mdio_ctrl);
}
#endif
if (phy->flags & ELINK_FLAGS_MDC_MDIO_WA_B0)
elink_bits_en(cb, phy->mdio_ctrl + EMAC_REG_EMAC_MDIO_STATUS,
EMAC_MDIO_STATUS_10MB);
tmp = ((phy->addr << 21) | (devad << 16) | reg |
EMAC_MDIO_COMM_COMMAND_ADDRESS |
EMAC_MDIO_COMM_START_BUSY);
REG_WR(cb, phy->mdio_ctrl + EMAC_REG_EMAC_MDIO_COMM, tmp);
for (i = 0; i < 50; i++) {
USLEEP(cb, 10);
tmp = REG_RD(cb, phy->mdio_ctrl + EMAC_REG_EMAC_MDIO_COMM);
if (!(tmp & EMAC_MDIO_COMM_START_BUSY)) {
USLEEP(cb, 5);
break;
}
}
if (tmp & EMAC_MDIO_COMM_START_BUSY) {
ELINK_DEBUG_P0(cb, "write phy register failed\n");
elink_cb_event_log(cb, ELINK_LOG_ID_MDIO_ACCESS_TIMEOUT);
rc = ELINK_STATUS_TIMEOUT;
} else {
tmp = ((phy->addr << 21) | (devad << 16) | val |
EMAC_MDIO_COMM_COMMAND_WRITE_45 |
EMAC_MDIO_COMM_START_BUSY);
REG_WR(cb, phy->mdio_ctrl + EMAC_REG_EMAC_MDIO_COMM, tmp);
for (i = 0; i < 50; i++) {
USLEEP(cb, 10);
tmp = REG_RD(cb, phy->mdio_ctrl +
EMAC_REG_EMAC_MDIO_COMM);
if (!(tmp & EMAC_MDIO_COMM_START_BUSY)) {
USLEEP(cb, 5);
break;
}
}
if (tmp & EMAC_MDIO_COMM_START_BUSY) {
ELINK_DEBUG_P0(cb, "write phy register failed\n");
elink_cb_event_log(cb, ELINK_LOG_ID_MDIO_ACCESS_TIMEOUT);
rc = ELINK_STATUS_TIMEOUT;
}
}
if (phy->flags & ELINK_FLAGS_MDC_MDIO_WA) {
phy->flags ^= ELINK_FLAGS_DUMMY_READ;
if (phy->flags & ELINK_FLAGS_DUMMY_READ) {
u16 temp_val;
elink_cl45_read(cb, phy, devad, 0xf, &temp_val);
}
}
if (phy->flags & ELINK_FLAGS_MDC_MDIO_WA_B0)
elink_bits_dis(cb, phy->mdio_ctrl + EMAC_REG_EMAC_MDIO_STATUS,
EMAC_MDIO_STATUS_10MB);
return rc;
}
#ifndef EXCLUDE_NON_COMMON_INIT
#ifndef EXCLUDE_WARPCORE
static u8 elink_eee_has_cap(struct elink_params *params)
{
struct elink_dev *cb = params->cb;
if (REG_RD(cb, params->shmem2_base) <=
OFFSETOF(struct shmem2_region, eee_status[params->port]))
return 0;
return 1;
}
static elink_status_t elink_eee_nvram_to_time(u32 nvram_mode, u32 *idle_timer)
{
switch (nvram_mode) {
case PORT_FEAT_CFG_EEE_POWER_MODE_BALANCED:
*idle_timer = ELINK_EEE_MODE_NVRAM_BALANCED_TIME;
break;
case PORT_FEAT_CFG_EEE_POWER_MODE_AGGRESSIVE:
*idle_timer = ELINK_EEE_MODE_NVRAM_AGGRESSIVE_TIME;
break;
case PORT_FEAT_CFG_EEE_POWER_MODE_LOW_LATENCY:
*idle_timer = ELINK_EEE_MODE_NVRAM_LATENCY_TIME;
break;
default:
*idle_timer = 0;
break;
}
return ELINK_STATUS_OK;
}
static elink_status_t elink_eee_time_to_nvram(u32 idle_timer, u32 *nvram_mode)
{
switch (idle_timer) {
case ELINK_EEE_MODE_NVRAM_BALANCED_TIME:
*nvram_mode = PORT_FEAT_CFG_EEE_POWER_MODE_BALANCED;
break;
case ELINK_EEE_MODE_NVRAM_AGGRESSIVE_TIME:
*nvram_mode = PORT_FEAT_CFG_EEE_POWER_MODE_AGGRESSIVE;
break;
case ELINK_EEE_MODE_NVRAM_LATENCY_TIME:
*nvram_mode = PORT_FEAT_CFG_EEE_POWER_MODE_LOW_LATENCY;
break;
default:
*nvram_mode = PORT_FEAT_CFG_EEE_POWER_MODE_DISABLED;
break;
}
return ELINK_STATUS_OK;
}
static u32 elink_eee_calc_timer(struct elink_params *params)
{
u32 eee_mode, eee_idle;
struct elink_dev *cb = params->cb;
if (params->eee_mode & ELINK_EEE_MODE_OVERRIDE_NVRAM) {
if (params->eee_mode & ELINK_EEE_MODE_OUTPUT_TIME) {
eee_idle = params->eee_mode & ELINK_EEE_MODE_TIMER_MASK;
} else {
if (elink_eee_nvram_to_time(params->eee_mode &
ELINK_EEE_MODE_NVRAM_MASK,
&eee_idle))
return 0;
}
} else {
eee_mode = ((REG_RD(cb, params->shmem_base +
OFFSETOF(struct shmem_region, dev_info.
port_feature_config[params->port].
eee_power_mode)) &
PORT_FEAT_CFG_EEE_POWER_MODE_MASK) >>
PORT_FEAT_CFG_EEE_POWER_MODE_SHIFT);
if (elink_eee_nvram_to_time(eee_mode, &eee_idle))
return 0;
}
return eee_idle;
}
static elink_status_t elink_eee_set_timers(struct elink_params *params,
struct elink_vars *vars)
{
u32 eee_idle = 0, eee_mode;
struct elink_dev *cb = params->cb;
eee_idle = elink_eee_calc_timer(params);
if (eee_idle) {
REG_WR(cb, MISC_REG_CPMU_LP_IDLE_THR_P0 + (params->port << 2),
eee_idle);
} else if ((params->eee_mode & ELINK_EEE_MODE_ENABLE_LPI) &&
(params->eee_mode & ELINK_EEE_MODE_OVERRIDE_NVRAM) &&
(params->eee_mode & ELINK_EEE_MODE_OUTPUT_TIME)) {
ELINK_DEBUG_P0(cb, "Error: Tx LPI is enabled with timer 0\n");
return ELINK_STATUS_ERROR;
}
vars->eee_status &= ~(SHMEM_EEE_TIMER_MASK | SHMEM_EEE_TIME_OUTPUT_BIT);
if (params->eee_mode & ELINK_EEE_MODE_OUTPUT_TIME) {
eee_idle >>= 4;
vars->eee_status |= (eee_idle & SHMEM_EEE_TIMER_MASK) |
SHMEM_EEE_TIME_OUTPUT_BIT;
} else {
if (elink_eee_time_to_nvram(eee_idle, &eee_mode))
return ELINK_STATUS_ERROR;
vars->eee_status |= eee_mode;
}
return ELINK_STATUS_OK;
}
static elink_status_t elink_eee_initial_config(struct elink_params *params,
struct elink_vars *vars, u8 mode)
{
vars->eee_status |= ((u32) mode) << SHMEM_EEE_SUPPORTED_SHIFT;
if (params->eee_mode & ELINK_EEE_MODE_ENABLE_LPI)
vars->eee_status |= SHMEM_EEE_LPI_REQUESTED_BIT;
else
vars->eee_status &= ~SHMEM_EEE_LPI_REQUESTED_BIT;
if (params->eee_mode & ELINK_EEE_MODE_ADV_LPI)
vars->eee_status |= SHMEM_EEE_REQUESTED_BIT;
else
vars->eee_status &= ~SHMEM_EEE_REQUESTED_BIT;
return elink_eee_set_timers(params, vars);
}
static elink_status_t elink_eee_disable(struct elink_phy *phy,
struct elink_params *params,
struct elink_vars *vars)
{
struct elink_dev *cb = params->cb;
REG_WR(cb, MISC_REG_CPMU_LP_FW_ENABLE_P0 + (params->port << 2), 0);
elink_cl45_write(cb, phy, MDIO_AN_DEVAD, MDIO_AN_REG_EEE_ADV, 0x0);
vars->eee_status &= ~SHMEM_EEE_ADV_STATUS_MASK;
return ELINK_STATUS_OK;
}
static elink_status_t elink_eee_advertise(struct elink_phy *phy,
struct elink_params *params,
struct elink_vars *vars, u8 modes)
{
struct elink_dev *cb = params->cb;
u16 val = 0;
REG_WR(cb, MISC_REG_CPMU_LP_MASK_EXT_P0 + (params->port << 2), 0xfc20);
if (modes & SHMEM_EEE_10G_ADV) {
ELINK_DEBUG_P0(cb, "Advertise 10GBase-T EEE\n");
val |= 0x8;
}
if (modes & SHMEM_EEE_1G_ADV) {
ELINK_DEBUG_P0(cb, "Advertise 1GBase-T EEE\n");
val |= 0x4;
}
elink_cl45_write(cb, phy, MDIO_AN_DEVAD, MDIO_AN_REG_EEE_ADV, val);
vars->eee_status &= ~SHMEM_EEE_ADV_STATUS_MASK;
vars->eee_status |= (modes << SHMEM_EEE_ADV_STATUS_SHIFT);
return ELINK_STATUS_OK;
}
static void elink_update_mng_eee(struct elink_params *params, u32 eee_status)
{
struct elink_dev *cb = params->cb;
if (elink_eee_has_cap(params))
REG_WR(cb, params->shmem2_base +
OFFSETOF(struct shmem2_region,
eee_status[params->port]), eee_status);
}
static void elink_eee_an_resolve(struct elink_phy *phy,
struct elink_params *params,
struct elink_vars *vars)
{
struct elink_dev *cb = params->cb;
u16 adv = 0, lp = 0;
u32 lp_adv = 0;
u8 neg = 0;
elink_cl45_read(cb, phy, MDIO_AN_DEVAD, MDIO_AN_REG_EEE_ADV, &adv);
elink_cl45_read(cb, phy, MDIO_AN_DEVAD, MDIO_AN_REG_LP_EEE_ADV, &lp);
if (lp & 0x2) {
lp_adv |= SHMEM_EEE_100M_ADV;
if (adv & 0x2) {
if (vars->line_speed == ELINK_SPEED_100)
neg = 1;
ELINK_DEBUG_P0(cb, "EEE negotiated - 100M\n");
}
}
if (lp & 0x14) {
lp_adv |= SHMEM_EEE_1G_ADV;
if (adv & 0x14) {
if (vars->line_speed == ELINK_SPEED_1000)
neg = 1;
ELINK_DEBUG_P0(cb, "EEE negotiated - 1G\n");
}
}
if (lp & 0x68) {
lp_adv |= SHMEM_EEE_10G_ADV;
if (adv & 0x68) {
if (vars->line_speed == ELINK_SPEED_10000)
neg = 1;
ELINK_DEBUG_P0(cb, "EEE negotiated - 10G\n");
}
}
vars->eee_status &= ~SHMEM_EEE_LP_ADV_STATUS_MASK;
vars->eee_status |= (lp_adv << SHMEM_EEE_LP_ADV_STATUS_SHIFT);
if (neg) {
ELINK_DEBUG_P0(cb, "EEE is active\n");
vars->eee_status |= SHMEM_EEE_ACTIVE_BIT;
}
}
static void elink_bsc_module_sel(struct elink_params *params)
{
int idx;
u32 board_cfg, sfp_ctrl;
u32 i2c_pins[I2C_SWITCH_WIDTH], i2c_val[I2C_SWITCH_WIDTH];
struct elink_dev *cb = params->cb;
u8 port = params->port;
board_cfg = REG_RD(cb, params->shmem_base +
OFFSETOF(struct shmem_region,
dev_info.shared_hw_config.board));
i2c_pins[I2C_BSC0] = board_cfg & SHARED_HW_CFG_E3_I2C_MUX0_MASK;
i2c_pins[I2C_BSC1] = (board_cfg & SHARED_HW_CFG_E3_I2C_MUX1_MASK) >>
SHARED_HW_CFG_E3_I2C_MUX1_SHIFT;
sfp_ctrl = REG_RD(cb, params->shmem_base +
OFFSETOF(struct shmem_region,
dev_info.port_hw_config[port].e3_cmn_pin_cfg));
i2c_val[I2C_BSC0] = (sfp_ctrl & PORT_HW_CFG_E3_I2C_MUX0_MASK) > 0;
i2c_val[I2C_BSC1] = (sfp_ctrl & PORT_HW_CFG_E3_I2C_MUX1_MASK) > 0;
ELINK_DEBUG_P0(cb, "Setting BSC switch\n");
for (idx = 0; idx < I2C_SWITCH_WIDTH; idx++)
elink_set_cfg_pin(cb, i2c_pins[idx], i2c_val[idx]);
}
static elink_status_t elink_bsc_read(struct elink_params *params,
struct elink_dev *cb,
u8 sl_devid,
u16 sl_addr,
u8 lc_addr,
u8 xfer_cnt,
u32 *data_array)
{
u32 val, i;
elink_status_t rc = ELINK_STATUS_OK;
if (xfer_cnt > 16) {
ELINK_DEBUG_P1(cb, "invalid xfer_cnt %d. Max is 16 bytes\n",
xfer_cnt);
return ELINK_STATUS_ERROR;
}
if (params)
elink_bsc_module_sel(params);
xfer_cnt = 16 - lc_addr;
val = REG_RD(cb, MCP_REG_MCPR_IMC_COMMAND);
val |= MCPR_IMC_COMMAND_ENABLE;
REG_WR(cb, MCP_REG_MCPR_IMC_COMMAND, val);
val = (sl_devid << 16) | sl_addr;
REG_WR(cb, MCP_REG_MCPR_IMC_SLAVE_CONTROL, val);
val = (MCPR_IMC_COMMAND_ENABLE) |
(MCPR_IMC_COMMAND_WRITE_OP <<
MCPR_IMC_COMMAND_OPERATION_BITSHIFT) |
(lc_addr << MCPR_IMC_COMMAND_TRANSFER_ADDRESS_BITSHIFT) | (0);
REG_WR(cb, MCP_REG_MCPR_IMC_COMMAND, val);
i = 0;
val = REG_RD(cb, MCP_REG_MCPR_IMC_COMMAND);
while (((val >> MCPR_IMC_COMMAND_IMC_STATUS_BITSHIFT) & 0x3) != 1) {
USLEEP(cb, 10);
val = REG_RD(cb, MCP_REG_MCPR_IMC_COMMAND);
if (i++ > 1000) {
ELINK_DEBUG_P1(cb, "wr 0 byte timed out after %d try\n",
i);
rc = ELINK_STATUS_TIMEOUT;
break;
}
}
if (rc == ELINK_STATUS_TIMEOUT)
return rc;
val = (MCPR_IMC_COMMAND_ENABLE) |
(MCPR_IMC_COMMAND_READ_OP <<
MCPR_IMC_COMMAND_OPERATION_BITSHIFT) |
(lc_addr << MCPR_IMC_COMMAND_TRANSFER_ADDRESS_BITSHIFT) |
(xfer_cnt);
REG_WR(cb, MCP_REG_MCPR_IMC_COMMAND, val);
i = 0;
val = REG_RD(cb, MCP_REG_MCPR_IMC_COMMAND);
while (((val >> MCPR_IMC_COMMAND_IMC_STATUS_BITSHIFT) & 0x3) != 1) {
USLEEP(cb, 10);
val = REG_RD(cb, MCP_REG_MCPR_IMC_COMMAND);
if (i++ > 1000) {
ELINK_DEBUG_P1(cb, "rd op timed out after %d try\n", i);
rc = ELINK_STATUS_TIMEOUT;
break;
}
}
if (rc == ELINK_STATUS_TIMEOUT)
return rc;
for (i = (lc_addr >> 2); i < 4; i++) {
data_array[i] = REG_RD(cb, (MCP_REG_MCPR_IMC_DATAREG0 + i*4));
#ifdef BIG_ENDIAN
data_array[i] = ((data_array[i] & 0x000000ff) << 24) |
((data_array[i] & 0x0000ff00) << 8) |
((data_array[i] & 0x00ff0000) >> 8) |
((data_array[i] & 0xff000000) >> 24);
#endif
}
return rc;
}
#endif
#endif
#if !defined(EXCLUDE_NON_COMMON_INIT) || defined(INCLUDE_WARPCORE_UC_LOAD)
static void elink_cl45_read_or_write(struct elink_dev *cb, struct elink_phy *phy,
u8 devad, u16 reg, u16 or_val)
{
u16 val;
elink_cl45_read(cb, phy, devad, reg, &val);
elink_cl45_write(cb, phy, devad, reg, val | or_val);
}
static void elink_cl45_read_and_write(struct elink_dev *cb,
struct elink_phy *phy,
u8 devad, u16 reg, u16 and_val)
{
u16 val;
elink_cl45_read(cb, phy, devad, reg, &val);
elink_cl45_write(cb, phy, devad, reg, val & and_val);
}
#endif
#ifdef ELINK_ENHANCEMENTS
elink_status_t elink_phy_read(struct elink_params *params, u8 phy_addr,
u8 devad, u16 reg, u16 *ret_val)
{
u8 phy_index;
for (phy_index = 0; phy_index < params->num_phys; phy_index++) {
if (params->phy[phy_index].addr == phy_addr) {
return elink_cl45_read(params->cb,
¶ms->phy[phy_index], devad,
reg, ret_val);
}
}
return ELINK_STATUS_ERROR;
}
elink_status_t elink_phy_write(struct elink_params *params, u8 phy_addr,
u8 devad, u16 reg, u16 val)
{
u8 phy_index;
for (phy_index = 0; phy_index < params->num_phys; phy_index++) {
if (params->phy[phy_index].addr == phy_addr) {
return elink_cl45_write(params->cb,
¶ms->phy[phy_index], devad,
reg, val);
}
}
return ELINK_STATUS_ERROR;
}
#endif
#if (!defined EXCLUDE_NON_COMMON_INIT) || (!defined EXCLUDE_WARPCORE)
static u8 elink_get_warpcore_lane(struct elink_phy *phy,
struct elink_params *params)
{
u8 lane = 0;
#ifndef EXCLUDE_WARPCORE
struct elink_dev *cb = params->cb;
u32 path_swap, path_swap_ovr;
u8 path, port;
path = PATH_ID(cb);
port = params->port;
if (elink_is_4_port_mode(cb)) {
u32 port_swap, port_swap_ovr;
path_swap_ovr = REG_RD(cb, MISC_REG_FOUR_PORT_PATH_SWAP_OVWR);
if (path_swap_ovr & 0x1)
path_swap = (path_swap_ovr & 0x2);
else
path_swap = REG_RD(cb, MISC_REG_FOUR_PORT_PATH_SWAP);
if (path_swap)
path = path ^ 1;
port_swap_ovr = REG_RD(cb, MISC_REG_FOUR_PORT_PORT_SWAP_OVWR);
if (port_swap_ovr & 0x1)
port_swap = (port_swap_ovr & 0x2);
else
port_swap = REG_RD(cb, MISC_REG_FOUR_PORT_PORT_SWAP);
if (port_swap)
port = port ^ 1;
lane = (port<<1) + path;
} else {
path_swap_ovr =
REG_RD(cb, MISC_REG_TWO_PORT_PATH_SWAP_OVWR);
if (path_swap_ovr & 0x1) {
path_swap = (path_swap_ovr & 0x2);
} else {
path_swap =
REG_RD(cb, MISC_REG_TWO_PORT_PATH_SWAP);
}
if (path_swap)
path = path ^ 1;
lane = path << 1 ;
}
#endif
return lane;
}
static void elink_set_aer_mmd(struct elink_params *params,
struct elink_phy *phy)
{
u32 ser_lane;
u16 offset, aer_val;
struct elink_dev *cb = params->cb;
ser_lane = ((params->lane_config &
PORT_HW_CFG_LANE_SWAP_CFG_MASTER_MASK) >>
PORT_HW_CFG_LANE_SWAP_CFG_MASTER_SHIFT);
offset = (phy->type == PORT_HW_CFG_XGXS_EXT_PHY_TYPE_DIRECT) ?
(phy->addr + ser_lane) : 0;
if (ELINK_USES_WARPCORE(params->chip_id)) {
aer_val = elink_get_warpcore_lane(phy, params);
if (phy->flags & ELINK_FLAGS_WC_DUAL_MODE)
aer_val = (aer_val >> 1) | 0x200;
} else if (CHIP_IS_E2(params->chip_id))
aer_val = 0x3800 + offset - 1;
else
aer_val = 0x3800 + offset;
CL22_WR_OVER_CL45(cb, phy, MDIO_REG_BANK_AER_BLOCK,
MDIO_AER_BLOCK_AER_REG, aer_val);
}
#endif
#ifndef EXCLUDE_SERDES
static void elink_set_serdes_access(struct elink_dev *cb, u8 port)
{
u32 emac_base = (port) ? GRCBASE_EMAC1 : GRCBASE_EMAC0;
REG_WR(cb, NIG_REG_SERDES0_CTRL_MD_ST + port*0x10, 1);
REG_WR(cb, emac_base + EMAC_REG_EMAC_MDIO_COMM, 0x245f8000);
USLEEP(cb, 500);
REG_WR(cb, emac_base + EMAC_REG_EMAC_MDIO_COMM, 0x245d000f);
USLEEP(cb, 500);
REG_WR(cb, NIG_REG_SERDES0_CTRL_MD_ST + port*0x10, 0);
}
static void elink_serdes_deassert(struct elink_dev *cb, u8 port)
{
u32 val;
ELINK_DEBUG_P0(cb, "elink_serdes_deassert\n");
val = ELINK_SERDES_RESET_BITS << (port*16);
REG_WR(cb, GRCBASE_MISC + MISC_REGISTERS_RESET_REG_3_CLEAR, val);
USLEEP(cb, 500);
REG_WR(cb, GRCBASE_MISC + MISC_REGISTERS_RESET_REG_3_SET, val);
elink_set_serdes_access(cb, port);
REG_WR(cb, NIG_REG_SERDES0_CTRL_MD_DEVAD + port*0x10,
ELINK_DEFAULT_PHY_DEV_ADDR);
}
#endif
#ifndef EXCLUDE_NON_COMMON_INIT
#ifndef EXCLUDE_XGXS
static void elink_xgxs_specific_func(struct elink_phy *phy,
struct elink_params *params,
u32 action)
{
struct elink_dev *cb = params->cb;
switch (action) {
case ELINK_PHY_INIT:
REG_WR(cb, NIG_REG_XGXS0_CTRL_MD_ST + params->port*0x18, 0);
REG_WR(cb, NIG_REG_XGXS0_CTRL_MD_DEVAD + params->port*0x18,
phy->def_md_devad);
break;
}
}
static void elink_xgxs_deassert(struct elink_params *params)
{
struct elink_dev *cb = params->cb;
u8 port;
u32 val;
ELINK_DEBUG_P0(cb, "elink_xgxs_deassert\n");
port = params->port;
val = ELINK_XGXS_RESET_BITS << (port*16);
REG_WR(cb, GRCBASE_MISC + MISC_REGISTERS_RESET_REG_3_CLEAR, val);
USLEEP(cb, 500);
REG_WR(cb, GRCBASE_MISC + MISC_REGISTERS_RESET_REG_3_SET, val);
elink_xgxs_specific_func(¶ms->phy[ELINK_INT_PHY], params,
ELINK_PHY_INIT);
}
#endif
static void elink_calc_ieee_aneg_adv(struct elink_phy *phy,
struct elink_params *params, u16 *ieee_fc)
{
#ifdef ELINK_DEBUG
struct elink_dev *cb = params->cb;
#endif
*ieee_fc = MDIO_COMBO_IEEE0_AUTO_NEG_ADV_FULL_DUPLEX;
switch (phy->req_flow_ctrl) {
case ELINK_FLOW_CTRL_AUTO:
switch (params->req_fc_auto_adv) {
case ELINK_FLOW_CTRL_BOTH:
*ieee_fc |= MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_BOTH;
break;
case ELINK_FLOW_CTRL_RX:
case ELINK_FLOW_CTRL_TX:
*ieee_fc |=
MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_ASYMMETRIC;
break;
default:
break;
}
break;
case ELINK_FLOW_CTRL_TX:
*ieee_fc |= MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_ASYMMETRIC;
break;
case ELINK_FLOW_CTRL_RX:
case ELINK_FLOW_CTRL_BOTH:
*ieee_fc |= MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_BOTH;
break;
case ELINK_FLOW_CTRL_NONE:
default:
*ieee_fc |= MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_NONE;
break;
}
ELINK_DEBUG_P1(cb, "ieee_fc = 0x%x\n", *ieee_fc);
}
#endif
static void set_phy_vars(struct elink_params *params,
struct elink_vars *vars)
{
#ifdef ELINK_DEBUG
struct elink_dev *cb = params->cb;
#endif
u8 actual_phy_idx, phy_index, link_cfg_idx;
u8 phy_config_swapped = params->multi_phy_config &
PORT_HW_CFG_PHY_SWAPPED_ENABLED;
for (phy_index = ELINK_INT_PHY; phy_index < params->num_phys;
phy_index++) {
link_cfg_idx = ELINK_LINK_CONFIG_IDX(phy_index);
actual_phy_idx = phy_index;
if (phy_config_swapped) {
if (phy_index == ELINK_EXT_PHY1)
actual_phy_idx = ELINK_EXT_PHY2;
else if (phy_index == ELINK_EXT_PHY2)
actual_phy_idx = ELINK_EXT_PHY1;
}
params->phy[actual_phy_idx].req_flow_ctrl =
params->req_flow_ctrl[link_cfg_idx];
params->phy[actual_phy_idx].req_line_speed =
params->req_line_speed[link_cfg_idx];
params->phy[actual_phy_idx].speed_cap_mask =
params->speed_cap_mask[link_cfg_idx];
params->phy[actual_phy_idx].req_duplex =
params->req_duplex[link_cfg_idx];
if (params->req_line_speed[link_cfg_idx] ==
ELINK_SPEED_AUTO_NEG)
vars->link_status |= LINK_STATUS_AUTO_NEGOTIATE_ENABLED;
ELINK_DEBUG_P3(cb, "req_flow_ctrl %x, req_line_speed %x,"
" speed_cap_mask %x\n",
params->phy[actual_phy_idx].req_flow_ctrl,
params->phy[actual_phy_idx].req_line_speed,
params->phy[actual_phy_idx].speed_cap_mask);
}
}
#ifndef EXCLUDE_NON_COMMON_INIT
static void elink_ext_phy_set_pause(struct elink_params *params,
struct elink_phy *phy,
struct elink_vars *vars)
{
u16 val;
struct elink_dev *cb = params->cb;
elink_cl45_read(cb, phy, MDIO_AN_DEVAD, MDIO_AN_REG_ADV_PAUSE, &val);
val &= ~MDIO_AN_REG_ADV_PAUSE_BOTH;
elink_calc_ieee_aneg_adv(phy, params, &vars->ieee_fc);
if ((vars->ieee_fc &
MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_ASYMMETRIC) ==
MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_ASYMMETRIC) {
val |= MDIO_AN_REG_ADV_PAUSE_ASYMMETRIC;
}
if ((vars->ieee_fc &
MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_BOTH) ==
MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_BOTH) {
val |= MDIO_AN_REG_ADV_PAUSE_PAUSE;
}
ELINK_DEBUG_P1(cb, "Ext phy AN advertize 0x%x\n", val);
elink_cl45_write(cb, phy, MDIO_AN_DEVAD, MDIO_AN_REG_ADV_PAUSE, val);
}
static void elink_pause_resolve(struct elink_vars *vars, u32 pause_result)
{
switch (pause_result) {
case 0xb:
vars->flow_ctrl = ELINK_FLOW_CTRL_TX;
break;
case 0xe:
vars->flow_ctrl = ELINK_FLOW_CTRL_RX;
break;
case 0x5:
case 0x7:
case 0xd:
case 0xf:
vars->flow_ctrl = ELINK_FLOW_CTRL_BOTH;
break;
default:
break;
}
if (pause_result & (1<<0))
vars->link_status |= LINK_STATUS_LINK_PARTNER_SYMMETRIC_PAUSE;
if (pause_result & (1<<1))
vars->link_status |= LINK_STATUS_LINK_PARTNER_ASYMMETRIC_PAUSE;
}
static void elink_ext_phy_update_adv_fc(struct elink_phy *phy,
struct elink_params *params,
struct elink_vars *vars)
{
u16 ld_pause;
u16 lp_pause;
u16 pause_result;
struct elink_dev *cb = params->cb;
if (phy->type == PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM54618SE) {
#ifndef EXCLUDE_BCM54618SE
elink_cl22_read(cb, phy, 0x4, &ld_pause);
elink_cl22_read(cb, phy, 0x5, &lp_pause);
#endif
} else if (CHIP_IS_E3(params->chip_id) &&
ELINK_SINGLE_MEDIA_DIRECT(params)) {
u8 lane = elink_get_warpcore_lane(phy, params);
u16 gp_status, gp_mask;
elink_cl45_read(cb, phy,
MDIO_AN_DEVAD, MDIO_WC_REG_GP2_STATUS_GP_2_4,
&gp_status);
gp_mask = (MDIO_WC_REG_GP2_STATUS_GP_2_4_CL73_AN_CMPL |
MDIO_WC_REG_GP2_STATUS_GP_2_4_CL37_LP_AN_CAP) <<
lane;
if ((gp_status & gp_mask) == gp_mask) {
elink_cl45_read(cb, phy, MDIO_AN_DEVAD,
MDIO_AN_REG_ADV_PAUSE, &ld_pause);
elink_cl45_read(cb, phy, MDIO_AN_DEVAD,
MDIO_AN_REG_LP_AUTO_NEG, &lp_pause);
} else {
elink_cl45_read(cb, phy, MDIO_AN_DEVAD,
MDIO_AN_REG_CL37_FC_LD, &ld_pause);
elink_cl45_read(cb, phy, MDIO_AN_DEVAD,
MDIO_AN_REG_CL37_FC_LP, &lp_pause);
ld_pause = ((ld_pause &
MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_BOTH)
<< 3);
lp_pause = ((lp_pause &
MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_BOTH)
<< 3);
}
} else {
elink_cl45_read(cb, phy,
MDIO_AN_DEVAD,
MDIO_AN_REG_ADV_PAUSE, &ld_pause);
elink_cl45_read(cb, phy,
MDIO_AN_DEVAD,
MDIO_AN_REG_LP_AUTO_NEG, &lp_pause);
}
pause_result = (ld_pause &
MDIO_AN_REG_ADV_PAUSE_MASK) >> 8;
pause_result |= (lp_pause &
MDIO_AN_REG_ADV_PAUSE_MASK) >> 10;
ELINK_DEBUG_P1(cb, "Ext PHY pause result 0x%x\n", pause_result);
elink_pause_resolve(vars, pause_result);
}
static u8 elink_ext_phy_resolve_fc(struct elink_phy *phy,
struct elink_params *params,
struct elink_vars *vars)
{
u8 ret = 0;
vars->flow_ctrl = ELINK_FLOW_CTRL_NONE;
if (phy->req_flow_ctrl != ELINK_FLOW_CTRL_AUTO) {
if (phy->req_line_speed == ELINK_SPEED_AUTO_NEG)
elink_ext_phy_update_adv_fc(phy, params, vars);
vars->flow_ctrl = phy->req_flow_ctrl;
} else if (phy->req_line_speed != ELINK_SPEED_AUTO_NEG)
vars->flow_ctrl = params->req_fc_auto_adv;
else if (vars->link_status & LINK_STATUS_AUTO_NEGOTIATE_COMPLETE) {
ret = 1;
elink_ext_phy_update_adv_fc(phy, params, vars);
}
return ret;
}
#endif
#define WC_TX_DRIVER(post2, idriver, ipre) \
((post2 << MDIO_WC_REG_TX0_TX_DRIVER_POST2_COEFF_OFFSET) | \
(idriver << MDIO_WC_REG_TX0_TX_DRIVER_IDRIVER_OFFSET) | \
(ipre << MDIO_WC_REG_TX0_TX_DRIVER_IPRE_DRIVER_OFFSET))
#define WC_TX_FIR(post, main, pre) \
((post << MDIO_WC_REG_TX_FIR_TAP_POST_TAP_OFFSET) | \
(main << MDIO_WC_REG_TX_FIR_TAP_MAIN_TAP_OFFSET) | \
(pre << MDIO_WC_REG_TX_FIR_TAP_PRE_TAP_OFFSET))
#ifndef EXCLUDE_WARPCORE
#ifndef EXCLUDE_NON_COMMON_INIT
static void elink_update_link_attr(struct elink_params *params, u32 link_attr)
{
struct elink_dev *cb = params->cb;
if (SHMEM2_HAS(cb, params->shmem2_base, link_attr_sync))
REG_WR(cb, params->shmem2_base +
OFFSETOF(struct shmem2_region,
link_attr_sync[params->port]), link_attr);
}
static void elink_warpcore_enable_AN_KR2(struct elink_phy *phy,
struct elink_params *params,
struct elink_vars *vars)
{
struct elink_dev *cb = params->cb;
u16 i;
static struct elink_reg_set reg_set[] = {
{MDIO_WC_DEVAD, MDIO_WC_REG_CL82_USERB1_TX_CTRL5, 0xa157},
{MDIO_WC_DEVAD, MDIO_WC_REG_CL82_USERB1_TX_CTRL7, 0xcbe2},
{MDIO_WC_DEVAD, MDIO_WC_REG_CL82_USERB1_TX_CTRL6, 0x7537},
{MDIO_WC_DEVAD, MDIO_WC_REG_CL82_USERB1_TX_CTRL9, 0xa157},
{MDIO_WC_DEVAD, MDIO_WC_REG_CL82_USERB1_RX_CTRL11, 0xcbe2},
{MDIO_WC_DEVAD, MDIO_WC_REG_CL82_USERB1_RX_CTRL10, 0x7537},
{MDIO_WC_DEVAD, MDIO_WC_REG_CL73_USERB0_CTRL, 0x000a},
{MDIO_WC_DEVAD, MDIO_WC_REG_CL73_BAM_CTRL1, 0x6400},
{MDIO_WC_DEVAD, MDIO_WC_REG_CL73_BAM_CTRL3, 0x0620},
{MDIO_WC_DEVAD, MDIO_WC_REG_CL73_BAM_CODE_FIELD, 0x0157},
{MDIO_WC_DEVAD, MDIO_WC_REG_ETA_CL73_OUI1, 0x6464},
{MDIO_WC_DEVAD, MDIO_WC_REG_ETA_CL73_OUI2, 0x3150},
{MDIO_WC_DEVAD, MDIO_WC_REG_ETA_CL73_OUI3, 0x3150},
{MDIO_WC_DEVAD, MDIO_WC_REG_ETA_CL73_LD_BAM_CODE, 0x0157},
{MDIO_WC_DEVAD, MDIO_WC_REG_ETA_CL73_LD_UD_CODE, 0x0620}
};
ELINK_DEBUG_P0(cb, "Enabling 20G-KR2\n");
elink_cl45_read_or_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_CL49_USERB0_CTRL, (3<<6));
for (i = 0; i < ARRAY_SIZE(reg_set); i++)
elink_cl45_write(cb, phy, reg_set[i].devad, reg_set[i].reg,
reg_set[i].val);
params->link_attr_sync |= LINK_ATTR_SYNC_KR2_ENABLE;
elink_update_link_attr(params, params->link_attr_sync);
}
static void elink_disable_kr2(struct elink_params *params,
struct elink_vars *vars,
struct elink_phy *phy)
{
struct elink_dev *cb = params->cb;
int i;
static struct elink_reg_set reg_set[] = {
{MDIO_WC_DEVAD, MDIO_WC_REG_CL82_USERB1_TX_CTRL5, 0x7690},
{MDIO_WC_DEVAD, MDIO_WC_REG_CL82_USERB1_TX_CTRL7, 0xe647},
{MDIO_WC_DEVAD, MDIO_WC_REG_CL82_USERB1_TX_CTRL6, 0xc4f0},
{MDIO_WC_DEVAD, MDIO_WC_REG_CL82_USERB1_TX_CTRL9, 0x7690},
{MDIO_WC_DEVAD, MDIO_WC_REG_CL82_USERB1_RX_CTRL11, 0xe647},
{MDIO_WC_DEVAD, MDIO_WC_REG_CL82_USERB1_RX_CTRL10, 0xc4f0},
{MDIO_WC_DEVAD, MDIO_WC_REG_CL73_USERB0_CTRL, 0x000c},
{MDIO_WC_DEVAD, MDIO_WC_REG_CL73_BAM_CTRL1, 0x6000},
{MDIO_WC_DEVAD, MDIO_WC_REG_CL73_BAM_CTRL3, 0x0000},
{MDIO_WC_DEVAD, MDIO_WC_REG_CL73_BAM_CODE_FIELD, 0x0002},
{MDIO_WC_DEVAD, MDIO_WC_REG_ETA_CL73_OUI1, 0x0000},
{MDIO_WC_DEVAD, MDIO_WC_REG_ETA_CL73_OUI2, 0x0af7},
{MDIO_WC_DEVAD, MDIO_WC_REG_ETA_CL73_OUI3, 0x0af7},
{MDIO_WC_DEVAD, MDIO_WC_REG_ETA_CL73_LD_BAM_CODE, 0x0002},
{MDIO_WC_DEVAD, MDIO_WC_REG_ETA_CL73_LD_UD_CODE, 0x0000}
};
ELINK_DEBUG_P0(cb, "Disabling 20G-KR2\n");
for (i = 0; i < ARRAY_SIZE(reg_set); i++)
elink_cl45_write(cb, phy, reg_set[i].devad, reg_set[i].reg,
reg_set[i].val);
params->link_attr_sync &= ~LINK_ATTR_SYNC_KR2_ENABLE;
elink_update_link_attr(params, params->link_attr_sync);
vars->check_kr2_recovery_cnt = ELINK_CHECK_KR2_RECOVERY_CNT;
}
static void elink_warpcore_set_lpi_passthrough(struct elink_phy *phy,
struct elink_params *params)
{
struct elink_dev *cb = params->cb;
ELINK_DEBUG_P0(cb, "Configure WC for LPI pass through\n");
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_EEE_COMBO_CONTROL0, 0x7c);
elink_cl45_read_or_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_DIGITAL4_MISC5, 0xc000);
}
static void elink_warpcore_restart_AN_KR(struct elink_phy *phy,
struct elink_params *params)
{
struct elink_dev *cb = params->cb;
u16 lane = elink_get_warpcore_lane(phy, params);
CL22_WR_OVER_CL45(cb, phy, MDIO_REG_BANK_AER_BLOCK,
MDIO_AER_BLOCK_AER_REG, lane);
elink_cl45_write(cb, phy, MDIO_AN_DEVAD,
MDIO_WC_REG_IEEE0BLK_MIICNTL, 0x1200);
elink_set_aer_mmd(params, phy);
}
static void elink_warpcore_enable_AN_KR(struct elink_phy *phy,
struct elink_params *params,
struct elink_vars *vars) {
u16 lane, i, cl72_ctrl, an_adv = 0, val;
u32 wc_lane_config;
struct elink_dev *cb = params->cb;
static struct elink_reg_set reg_set[] = {
{MDIO_WC_DEVAD, MDIO_WC_REG_SERDESDIGITAL_CONTROL1000X2, 0x7},
{MDIO_PMA_DEVAD, MDIO_WC_REG_IEEE0BLK_AUTONEGNP, 0x0},
{MDIO_WC_DEVAD, MDIO_WC_REG_RX66_CONTROL, 0x7415},
{MDIO_WC_DEVAD, MDIO_WC_REG_SERDESDIGITAL_MISC2, 0x6190},
{MDIO_AN_DEVAD, MDIO_WC_REG_IEEE0BLK_MIICNTL, 0},
{MDIO_PMA_DEVAD, MDIO_WC_REG_PMD_KR_CONTROL, 0x2},
{MDIO_WC_DEVAD, MDIO_WC_REG_CL72_USERB0_CL72_TX_FIR_TAP, 0},
};
ELINK_DEBUG_P0(cb, "Enable Auto Negotiation for KR\n");
for (i = 0; i < ARRAY_SIZE(reg_set); i++)
elink_cl45_write(cb, phy, reg_set[i].devad, reg_set[i].reg,
reg_set[i].val);
elink_cl45_read(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_CL72_USERB0_CL72_MISC1_CONTROL, &cl72_ctrl);
cl72_ctrl &= 0x08ff;
cl72_ctrl |= 0x3800;
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_CL72_USERB0_CL72_MISC1_CONTROL, cl72_ctrl);
if (((vars->line_speed == ELINK_SPEED_AUTO_NEG) &&
(phy->speed_cap_mask & PORT_HW_CFG_SPEED_CAPABILITY_D0_1G)) ||
(vars->line_speed == ELINK_SPEED_1000)) {
u16 addr = MDIO_WC_REG_SERDESDIGITAL_CONTROL1000X2;
an_adv |= (1<<5);
elink_cl45_read_or_write(cb, phy, MDIO_WC_DEVAD, addr, 0x1);
ELINK_DEBUG_P0(cb, "Advertize 1G\n");
}
if (((vars->line_speed == ELINK_SPEED_AUTO_NEG) &&
(phy->speed_cap_mask & PORT_HW_CFG_SPEED_CAPABILITY_D0_10G)) ||
(vars->line_speed == ELINK_SPEED_10000)) {
an_adv |= (1<<7);
CL22_WR_OVER_CL45(cb, phy, MDIO_REG_BANK_AER_BLOCK,
MDIO_AER_BLOCK_AER_REG, 0);
elink_cl45_write(cb, phy, MDIO_AN_DEVAD,
MDIO_WC_REG_PAR_DET_10G_CTRL, 1);
elink_set_aer_mmd(params, phy);
ELINK_DEBUG_P0(cb, "Advertize 10G\n");
}
lane = elink_get_warpcore_lane(phy, params);
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_TX0_TX_DRIVER + 0x10*lane,
WC_TX_DRIVER(0x02, 0x06, 0x09));
if (phy->flags & ELINK_FLAGS_WC_DUAL_MODE)
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_TX0_TX_DRIVER + 0x10*(lane+1),
WC_TX_DRIVER(0x02, 0x06, 0x09));
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_CL72_USERB0_CL72_OS_DEF_CTRL,
0x03f0);
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_CL72_USERB0_CL72_2P5_DEF_CTRL,
0x03f0);
elink_cl45_write(cb, phy, MDIO_AN_DEVAD,
MDIO_WC_REG_AN_IEEE1BLK_AN_ADVERTISEMENT1, an_adv);
elink_cl45_write(cb, phy, MDIO_AN_DEVAD,
MDIO_WC_REG_AN_IEEE1BLK_AN_ADVERTISEMENT2,
(MDIO_WC_REG_AN_IEEE1BLK_AN_ADV2_FEC_ABILITY |
MDIO_WC_REG_AN_IEEE1BLK_AN_ADV2_FEC_REQ));
if (REG_RD(cb, params->shmem_base +
OFFSETOF(struct shmem_region, dev_info.
port_hw_config[params->port].default_cfg)) &
PORT_HW_CFG_ENABLE_BAM_ON_KR_ENABLED) {
elink_cl45_read_or_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_DIGITAL6_MP5_NEXTPAGECTRL,
1);
ELINK_DEBUG_P0(cb, "Enable CL37 BAM on KR\n");
}
elink_ext_phy_set_pause(params, phy, vars);
vars->rx_tx_asic_rst = MAX_KR_LINK_RETRY;
elink_cl45_read_or_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_DIGITAL5_MISC7, 0x100);
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_DIGITAL3_UP1, 0x1f);
if (((phy->req_line_speed == ELINK_SPEED_AUTO_NEG) &&
(phy->speed_cap_mask & PORT_HW_CFG_SPEED_CAPABILITY_D0_20G)) ||
(phy->req_line_speed == ELINK_SPEED_20000)) {
CL22_WR_OVER_CL45(cb, phy, MDIO_REG_BANK_AER_BLOCK,
MDIO_AER_BLOCK_AER_REG, lane);
elink_cl45_read_or_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_RX1_PCI_CTRL + (0x10*lane),
(1<<11));
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_XGXS_X2_CONTROL3, 0x7);
elink_set_aer_mmd(params, phy);
elink_warpcore_enable_AN_KR2(phy, params, vars);
} else {
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_SERDESDIGITAL_CONTROL1000X1, 0x10);
wc_lane_config = REG_RD(cb, params->shmem_base +
OFFSETOF(struct shmem_region, dev_info.
shared_hw_config.wc_lane_config));
elink_cl45_read(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_RX0_PCI_CTRL + (lane << 4), &val);
val |= 1 << 11;
if (wc_lane_config &
(SHARED_HW_CFG_RX_LANE0_POL_FLIP_ENABLED << lane))
val |= 3 << 2;
else
val &= ~(3 << 2);
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_RX0_PCI_CTRL + (lane << 4),
val);
elink_disable_kr2(params, vars, phy);
}
elink_warpcore_restart_AN_KR(phy, params);
}
static void elink_warpcore_set_10G_KR(struct elink_phy *phy,
struct elink_params *params,
struct elink_vars *vars)
{
struct elink_dev *cb = params->cb;
u16 val16, i, lane;
static struct elink_reg_set reg_set[] = {
{MDIO_WC_DEVAD, MDIO_WC_REG_SERDESDIGITAL_CONTROL1000X2, 0x7},
{MDIO_WC_DEVAD, MDIO_WC_REG_CL72_USERB0_CL72_MISC1_CONTROL,
0x3f00},
{MDIO_AN_DEVAD, MDIO_WC_REG_AN_IEEE1BLK_AN_ADVERTISEMENT1, 0},
{MDIO_AN_DEVAD, MDIO_WC_REG_IEEE0BLK_MIICNTL, 0x0},
{MDIO_WC_DEVAD, MDIO_WC_REG_DIGITAL3_UP1, 0x1},
{MDIO_WC_DEVAD, MDIO_WC_REG_DIGITAL5_MISC7, 0xa},
{MDIO_PMA_DEVAD, MDIO_WC_REG_PMD_KR_CONTROL, 0x2}
};
for (i = 0; i < ARRAY_SIZE(reg_set); i++)
elink_cl45_write(cb, phy, reg_set[i].devad, reg_set[i].reg,
reg_set[i].val);
lane = elink_get_warpcore_lane(phy, params);
CL22_WR_OVER_CL45(cb, phy, MDIO_REG_BANK_AER_BLOCK,
MDIO_AER_BLOCK_AER_REG, 0);
elink_cl45_read(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_XGXSBLK1_LANECTRL0, &val16);
val16 &= ~(0x0011 << lane);
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_XGXSBLK1_LANECTRL0, val16);
elink_cl45_read(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_XGXSBLK1_LANECTRL1, &val16);
val16 |= (0x0303 << (lane << 1));
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_XGXSBLK1_LANECTRL1, val16);
elink_set_aer_mmd(params, phy);
elink_cl45_write(cb, phy, MDIO_PMA_DEVAD,
MDIO_WC_REG_IEEE0BLK_MIICNTL, 0x2040);
elink_cl45_write(cb, phy, MDIO_PMA_DEVAD,
MDIO_WC_REG_IEEE0BLK_AUTONEGNP, 0xB);
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_SERDESDIGITAL_MISC2, 0x30);
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_TX66_CONTROL, 0x9);
elink_cl45_read_or_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_RX66_CONTROL, 0xF9);
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_IEEE0BLK_MIICNTL, 0x4000);
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_IEEE0BLK_MIICNTL, 0x0);
}
static void elink_warpcore_set_10G_XFI(struct elink_phy *phy,
struct elink_params *params,
u8 is_xfi)
{
struct elink_dev *cb = params->cb;
u16 misc1_val, tap_val, tx_driver_val, lane, val;
u32 cfg_tap_val, tx_drv_brdct, tx_equal;
elink_cl45_read_or_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_DSC2B0_DSC_MISC_CTRL0, 0x8000);
elink_cl45_read_or_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_SERDESDIGITAL_CONTROL1000X3, 0x1);
elink_cl45_write(cb, phy, MDIO_AN_DEVAD, MDIO_AN_REG_CTRL, 0);
elink_cl45_read_and_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_FX100_CTRL1, 0xFFFA);
elink_cl45_read_or_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_FX100_CTRL3, 0x0080);
elink_cl45_read_and_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_DIGITAL4_MISC3, 0xFF7F);
elink_cl45_read_and_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_SERDESDIGITAL_CONTROL1000X1,
0xFFEE);
elink_cl45_read(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_SERDESDIGITAL_CONTROL1000X2, &val);
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_SERDESDIGITAL_CONTROL1000X2,
((val | 0x0006) & 0xFFFE));
elink_cl45_read(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_SERDESDIGITAL_MISC1, &misc1_val);
misc1_val &= ~(0x1f);
if (is_xfi) {
misc1_val |= 0x5;
tap_val = WC_TX_FIR(0x08, 0x37, 0x00);
tx_driver_val = WC_TX_DRIVER(0x00, 0x02, 0x03);
} else {
cfg_tap_val = REG_RD(cb, params->shmem_base +
OFFSETOF(struct shmem_region, dev_info.
port_hw_config[params->port].
sfi_tap_values));
tx_equal = cfg_tap_val & PORT_HW_CFG_TX_EQUALIZATION_MASK;
tx_drv_brdct = (cfg_tap_val &
PORT_HW_CFG_TX_DRV_BROADCAST_MASK) >>
PORT_HW_CFG_TX_DRV_BROADCAST_SHIFT;
misc1_val |= 0x9;
if (tx_equal)
tap_val = (u16)tx_equal;
else
tap_val = WC_TX_FIR(0x0f, 0x2b, 0x02);
if (tx_drv_brdct)
tx_driver_val = WC_TX_DRIVER(0x03, (u16)tx_drv_brdct,
0x06);
else
tx_driver_val = WC_TX_DRIVER(0x03, 0x02, 0x06);
}
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_SERDESDIGITAL_MISC1, misc1_val);
lane = elink_get_warpcore_lane(phy, params);
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_TX_FIR_TAP,
tap_val | MDIO_WC_REG_TX_FIR_TAP_ENABLE);
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_TX0_TX_DRIVER + 0x10*lane,
tx_driver_val);
elink_cl45_read_or_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_SERDESDIGITAL_CONTROL1000X1, 0xd);
elink_cl45_read_or_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_DIGITAL4_MISC3, 0x8080);
elink_warpcore_set_lpi_passthrough(phy, params);
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_IEEE0BLK_MIICNTL, 0x100);
elink_cl45_read_and_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_SERDESDIGITAL_CONTROL1000X3,
0xFFFE);
elink_cl45_read_and_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_DSC2B0_DSC_MISC_CTRL0, 0x7FFF);
}
#endif
#ifndef ELINK_AUX_POWER
static void elink_warpcore_set_20G_force_KR2(struct elink_phy *phy,
struct elink_params *params)
{
u16 val;
struct elink_dev *cb = params->cb;
CL22_WR_OVER_CL45(cb, phy, MDIO_REG_BANK_AER_BLOCK,
MDIO_AER_BLOCK_AER_REG, 0);
elink_cl45_read_and_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_XGXSBLK0_XGXSCONTROL, ~(1<<13));
elink_set_aer_mmd(params, phy);
elink_cl45_read_and_write(cb, phy, MDIO_PMA_DEVAD,
MDIO_WC_REG_PMD_KR_CONTROL, ~(1<<1));
elink_cl45_write(cb, phy, MDIO_AN_DEVAD,
MDIO_AN_REG_CTRL, 0);
elink_cl45_read(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_CL73_USERB0_CTRL, &val);
val &= ~(1<<5);
val |= (1<<6);
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_CL73_USERB0_CTRL, val);
elink_cl45_read_or_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_SERDESDIGITAL_MISC1, 0x1f);
elink_cl45_read_or_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_DIGITAL4_MISC3, (1<<7));
elink_cl45_read(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_CL72_USERB0_CL72_MISC1_CONTROL, &val);
val &= ~(3<<14);
val |= (1<<15);
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_CL72_USERB0_CL72_MISC1_CONTROL, val);
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_CL72_USERB0_CL72_TX_FIR_TAP, 0x835A);
CL22_WR_OVER_CL45(cb, phy, MDIO_REG_BANK_AER_BLOCK,
MDIO_AER_BLOCK_AER_REG, 0);
elink_cl45_read_or_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_XGXSBLK0_XGXSCONTROL, (1<<13));
elink_set_aer_mmd(params, phy);
}
#endif
#ifndef EXCLUDE_COMMON_INIT
static void elink_warpcore_set_20G_DXGXS(struct elink_dev *cb,
struct elink_phy *phy,
u16 lane)
{
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_RX0_ANARXCONTROL1G, 0x90);
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_RX2_ANARXCONTROL1G, 0x90);
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_RX66_SCW0, 0xE070);
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_RX66_SCW1, 0xC0D0);
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_RX66_SCW2, 0xA0B0);
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_RX66_SCW3, 0x8090);
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_RX66_SCW0_MASK, 0xF0F0);
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_RX66_SCW1_MASK, 0xF0F0);
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_RX66_SCW2_MASK, 0xF0F0);
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_RX66_SCW3_MASK, 0xF0F0);
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_SERDESDIGITAL_MISC1, 0x6008);
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_DIGITAL4_MISC3, 0x8088);
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_TX_FIR_TAP,
(WC_TX_FIR(0x12, 0x2d, 0x00) |
MDIO_WC_REG_TX_FIR_TAP_ENABLE));
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_TX0_TX_DRIVER + 0x10*lane,
WC_TX_DRIVER(0x02, 0x02, 0x02));
}
#endif
#ifndef EXCLUDE_NON_COMMON_INIT
static void elink_warpcore_set_sgmii_speed(struct elink_phy *phy,
struct elink_params *params,
u8 fiber_mode,
u8 always_autoneg)
{
struct elink_dev *cb = params->cb;
u16 val16, digctrl_kx1, digctrl_kx2;
elink_cl45_read_and_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_RX66_CONTROL, ~(3<<13));
elink_warpcore_set_lpi_passthrough(phy, params);
if (always_autoneg || phy->req_line_speed == ELINK_SPEED_AUTO_NEG) {
elink_cl45_read_or_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_COMBO_IEEE0_MIICTRL,
0x1000);
ELINK_DEBUG_P0(cb, "set SGMII AUTONEG\n");
} else {
elink_cl45_read(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_COMBO_IEEE0_MIICTRL, &val16);
val16 &= 0xcebf;
switch (phy->req_line_speed) {
case ELINK_SPEED_10:
break;
case ELINK_SPEED_100:
val16 |= 0x2000;
break;
case ELINK_SPEED_1000:
val16 |= 0x0040;
break;
default:
ELINK_DEBUG_P1(cb,
"Speed not supported: 0x%x\n", phy->req_line_speed);
return;
}
if (phy->req_duplex == DUPLEX_FULL)
val16 |= 0x0100;
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_COMBO_IEEE0_MIICTRL, val16);
ELINK_DEBUG_P1(cb, "set SGMII force speed %d\n",
phy->req_line_speed);
elink_cl45_read(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_COMBO_IEEE0_MIICTRL, &val16);
ELINK_DEBUG_P1(cb, " (readback) %x\n", val16);
}
elink_cl45_read(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_SERDESDIGITAL_CONTROL1000X1, &digctrl_kx1);
if (fiber_mode)
digctrl_kx1 = 1;
else
digctrl_kx1 &= 0xff4a;
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_SERDESDIGITAL_CONTROL1000X1,
digctrl_kx1);
elink_cl45_read(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_SERDESDIGITAL_CONTROL1000X2, &digctrl_kx2);
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_SERDESDIGITAL_CONTROL1000X2,
(digctrl_kx2 & ~(1<<2)));
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_SERDESDIGITAL_CONTROL1000X2,
(digctrl_kx2 | (1<<2)));
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_SERDESDIGITAL_CONTROL1000X1,
(digctrl_kx1 | 0x10));
}
#endif
static void elink_warpcore_reset_lane(struct elink_dev *cb,
struct elink_phy *phy,
u8 reset)
{
u16 val;
elink_cl45_read(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_DIGITAL5_MISC6, &val);
if (reset)
val |= 0xC000;
else
val &= 0x3FFF;
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_DIGITAL5_MISC6, val);
elink_cl45_read(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_DIGITAL5_MISC6, &val);
}
#ifndef EXCLUDE_NON_COMMON_INIT
static void elink_warpcore_clear_regs(struct elink_phy *phy,
struct elink_params *params,
u16 lane)
{
struct elink_dev *cb = params->cb;
u16 i;
static struct elink_reg_set wc_regs[] = {
{MDIO_AN_DEVAD, MDIO_AN_REG_CTRL, 0},
{MDIO_WC_DEVAD, MDIO_WC_REG_FX100_CTRL1, 0x014a},
{MDIO_WC_DEVAD, MDIO_WC_REG_FX100_CTRL3, 0x0800},
{MDIO_WC_DEVAD, MDIO_WC_REG_DIGITAL4_MISC3, 0x8008},
{MDIO_WC_DEVAD, MDIO_WC_REG_SERDESDIGITAL_CONTROL1000X1,
0x0195},
{MDIO_WC_DEVAD, MDIO_WC_REG_SERDESDIGITAL_CONTROL1000X2,
0x0007},
{MDIO_WC_DEVAD, MDIO_WC_REG_SERDESDIGITAL_CONTROL1000X3,
0x0002},
{MDIO_WC_DEVAD, MDIO_WC_REG_SERDESDIGITAL_MISC1, 0x6000},
{MDIO_WC_DEVAD, MDIO_WC_REG_TX_FIR_TAP, 0x0000},
{MDIO_WC_DEVAD, MDIO_WC_REG_IEEE0BLK_MIICNTL, 0x2040},
{MDIO_WC_DEVAD, MDIO_WC_REG_COMBO_IEEE0_MIICTRL, 0x0140}
};
elink_cl45_read_or_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_RX66_CONTROL, (3<<13));
for (i = 0; i < ARRAY_SIZE(wc_regs); i++)
elink_cl45_write(cb, phy, wc_regs[i].devad, wc_regs[i].reg,
wc_regs[i].val);
lane = elink_get_warpcore_lane(phy, params);
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_TX0_TX_DRIVER + 0x10*lane, 0x0990);
}
static elink_status_t elink_get_mod_abs_int_cfg(struct elink_dev *cb,
u32 chip_id,
u32 shmem_base, u8 port,
u8 *gpio_num, u8 *gpio_port)
{
u32 cfg_pin;
*gpio_num = 0;
*gpio_port = 0;
if (CHIP_IS_E3(chip_id)) {
cfg_pin = (REG_RD(cb, shmem_base +
OFFSETOF(struct shmem_region,
dev_info.port_hw_config[port].e3_sfp_ctrl)) &
PORT_HW_CFG_E3_MOD_ABS_MASK) >>
PORT_HW_CFG_E3_MOD_ABS_SHIFT;
if ((cfg_pin < PIN_CFG_GPIO0_P0) ||
(cfg_pin > PIN_CFG_GPIO3_P1)) {
ELINK_DEBUG_P1(cb,
"No cfg pin %x for module detect indication\n",
cfg_pin);
return ELINK_STATUS_ERROR;
}
*gpio_num = (cfg_pin - PIN_CFG_GPIO0_P0) & 0x3;
*gpio_port = (cfg_pin - PIN_CFG_GPIO0_P0) >> 2;
} else {
*gpio_num = MISC_REGISTERS_GPIO_3;
*gpio_port = port;
}
return ELINK_STATUS_OK;
}
static int elink_is_sfp_module_plugged(struct elink_phy *phy,
struct elink_params *params)
{
struct elink_dev *cb = params->cb;
u8 gpio_num, gpio_port;
u32 gpio_val;
if (elink_get_mod_abs_int_cfg(cb, params->chip_id,
params->shmem_base, params->port,
&gpio_num, &gpio_port) != ELINK_STATUS_OK)
return 0;
gpio_val = ELINK_GET_GPIO(cb, gpio_num, gpio_port);
if (gpio_val == 0)
return 1;
else
return 0;
}
int elink_warpcore_get_sigdet(struct elink_phy *phy,
struct elink_params *params)
{
u16 gp2_status_reg0, lane;
struct elink_dev *cb = params->cb;
lane = elink_get_warpcore_lane(phy, params);
elink_cl45_read(cb, phy, MDIO_WC_DEVAD, MDIO_WC_REG_GP2_STATUS_GP_2_0,
&gp2_status_reg0);
return (gp2_status_reg0 >> (8+lane)) & 0x1;
}
#ifndef ELINK_AUX_POWER
static void elink_warpcore_config_runtime(struct elink_phy *phy,
struct elink_params *params,
struct elink_vars *vars)
{
struct elink_dev *cb = params->cb;
u32 serdes_net_if;
u16 gp_status1 = 0, lnkup = 0, lnkup_kr = 0;
vars->turn_to_run_wc_rt = vars->turn_to_run_wc_rt ? 0 : 1;
if (!vars->turn_to_run_wc_rt)
return;
if (vars->rx_tx_asic_rst) {
u16 lane = elink_get_warpcore_lane(phy, params);
serdes_net_if = (REG_RD(cb, params->shmem_base +
OFFSETOF(struct shmem_region, dev_info.
port_hw_config[params->port].default_cfg)) &
PORT_HW_CFG_NET_SERDES_IF_MASK);
switch (serdes_net_if) {
case PORT_HW_CFG_NET_SERDES_IF_KR:
elink_cl45_read(cb, phy, MDIO_WC_DEVAD, 0x81d1,
&gp_status1);
lnkup = (gp_status1 >> (8+lane)) & 0x1;
lnkup_kr = (gp_status1 >> (12+lane)) & 0x1;
if (lnkup_kr || lnkup) {
vars->rx_tx_asic_rst = 0;
} else {
elink_warpcore_reset_lane(cb, phy, 1);
elink_warpcore_reset_lane(cb, phy, 0);
elink_cl45_write(cb, phy, MDIO_AN_DEVAD,
MDIO_WC_REG_IEEE0BLK_MIICNTL, 0x1200);
vars->rx_tx_asic_rst--;
ELINK_DEBUG_P1(cb, "0x%x retry left\n",
vars->rx_tx_asic_rst);
}
break;
default:
break;
}
}
}
#endif
static void elink_warpcore_config_sfi(struct elink_phy *phy,
struct elink_params *params)
{
u16 lane = elink_get_warpcore_lane(phy, params);
#ifdef ELINK_DEBUG
struct elink_dev *cb = params->cb;
#endif
elink_warpcore_clear_regs(phy, params, lane);
if ((params->req_line_speed[ELINK_LINK_CONFIG_IDX(ELINK_INT_PHY)] ==
ELINK_SPEED_10000) &&
(phy->media_type != ELINK_ETH_PHY_SFP_1G_FIBER)) {
ELINK_DEBUG_P0(cb, "Setting 10G SFI\n");
elink_warpcore_set_10G_XFI(phy, params, 0);
} else {
ELINK_DEBUG_P0(cb, "Setting 1G Fiber\n");
elink_warpcore_set_sgmii_speed(phy, params, 1, 0);
}
}
static void elink_sfp_e3_set_transmitter(struct elink_params *params,
struct elink_phy *phy,
u8 tx_en)
{
struct elink_dev *cb = params->cb;
u32 cfg_pin;
u8 port = params->port;
cfg_pin = REG_RD(cb, params->shmem_base +
OFFSETOF(struct shmem_region,
dev_info.port_hw_config[port].e3_sfp_ctrl)) &
PORT_HW_CFG_E3_TX_LASER_MASK;
ELINK_DEBUG_P1(cb, "Setting WC TX to %d\n", tx_en);
elink_set_cfg_pin(cb, cfg_pin, tx_en ^ 1);
if (phy->speed_cap_mask & PORT_HW_CFG_SPEED_CAPABILITY_D0_20G)
elink_set_cfg_pin(cb, cfg_pin + 3, tx_en ^ 1);
}
static elink_status_t
elink_warpcore_config_init(struct elink_phy *phy, struct elink_params *params,
struct elink_vars *vars)
{
struct elink_dev *cb = params->cb;
u32 serdes_net_if;
u8 fiber_mode;
u16 lane = elink_get_warpcore_lane(phy, params);
serdes_net_if = (REG_RD(cb, params->shmem_base +
OFFSETOF(struct shmem_region, dev_info.
port_hw_config[params->port].default_cfg)) &
PORT_HW_CFG_NET_SERDES_IF_MASK);
ELINK_DEBUG_P2(cb, "Begin Warpcore init, link_speed %d, "
"serdes_net_if = 0x%x\n",
vars->line_speed, serdes_net_if);
elink_set_aer_mmd(params, phy);
elink_warpcore_reset_lane(cb, phy, 1);
vars->phy_flags |= PHY_XGXS_FLAG;
if ((serdes_net_if == PORT_HW_CFG_NET_SERDES_IF_SGMII) ||
(phy->req_line_speed &&
((phy->req_line_speed == ELINK_SPEED_100) ||
(phy->req_line_speed == ELINK_SPEED_10)))) {
vars->phy_flags |= PHY_SGMII_FLAG;
ELINK_DEBUG_P0(cb, "Setting SGMII mode\n");
elink_warpcore_clear_regs(phy, params, lane);
elink_warpcore_set_sgmii_speed(phy, params, 0, 1);
} else {
switch (serdes_net_if) {
case PORT_HW_CFG_NET_SERDES_IF_KR:
if (params->loopback_mode != ELINK_LOOPBACK_EXT)
elink_warpcore_enable_AN_KR(phy, params, vars);
else {
ELINK_DEBUG_P0(cb, "Setting KR 10G-Force\n");
elink_warpcore_set_10G_KR(phy, params, vars);
}
break;
case PORT_HW_CFG_NET_SERDES_IF_XFI:
elink_warpcore_clear_regs(phy, params, lane);
if (vars->line_speed == ELINK_SPEED_10000) {
ELINK_DEBUG_P0(cb, "Setting 10G XFI\n");
elink_warpcore_set_10G_XFI(phy, params, 1);
} else {
if (ELINK_SINGLE_MEDIA_DIRECT(params)) {
ELINK_DEBUG_P0(cb, "1G Fiber\n");
fiber_mode = 1;
} else {
ELINK_DEBUG_P0(cb, "10/100/1G SGMII\n");
fiber_mode = 0;
}
elink_warpcore_set_sgmii_speed(phy,
params,
fiber_mode,
0);
}
break;
case PORT_HW_CFG_NET_SERDES_IF_SFI:
if ((params->loopback_mode == ELINK_LOOPBACK_NONE) ||
(params->loopback_mode == ELINK_LOOPBACK_EXT)) {
if (elink_is_sfp_module_plugged(phy, params))
elink_sfp_module_detection(phy, params);
else
elink_sfp_e3_set_transmitter(params,
phy, 1);
}
elink_warpcore_config_sfi(phy, params);
break;
#ifndef ELINK_AUX_POWER
case PORT_HW_CFG_NET_SERDES_IF_DXGXS:
if (vars->line_speed != ELINK_SPEED_20000) {
ELINK_DEBUG_P0(cb, "Speed not supported yet\n");
return (ELINK_STATUS_ERROR);
}
ELINK_DEBUG_P0(cb, "Setting 20G DXGXS\n");
elink_warpcore_set_20G_DXGXS(cb, phy, lane);
elink_sfp_module_detection(phy, params);
break;
#endif
case PORT_HW_CFG_NET_SERDES_IF_KR2:
if (!params->loopback_mode) {
elink_warpcore_enable_AN_KR(phy, params, vars);
} else {
#ifndef ELINK_AUX_POWER
ELINK_DEBUG_P0(cb, "Setting KR 20G-Force\n");
elink_warpcore_set_20G_force_KR2(phy, params);
#endif
}
break;
default:
ELINK_DEBUG_P1(cb,
"Unsupported Serdes Net Interface 0x%x\n",
serdes_net_if);
return (ELINK_STATUS_ERROR);
}
}
elink_warpcore_reset_lane(cb, phy, 0);
ELINK_DEBUG_P0(cb, "Exit config init\n");
return (ELINK_STATUS_OK);
}
static void elink_warpcore_link_reset(struct elink_phy *phy,
struct elink_params *params)
{
#ifndef EXCLUDE_LINK_RESET
struct elink_dev *cb = params->cb;
u16 val16, lane;
elink_sfp_e3_set_transmitter(params, phy, 0);
elink_set_mdio_emac_per_phy(cb, params);
elink_set_aer_mmd(params, phy);
elink_warpcore_reset_lane(cb, phy, 1);
elink_cl45_read_and_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_COMBO_IEEE0_MIICTRL, 0xBFFF);
elink_cl45_read_and_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_IEEE0BLK_MIICNTL, 0xfffe);
CL22_WR_OVER_CL45(cb, phy, MDIO_REG_BANK_AER_BLOCK,
MDIO_AER_BLOCK_AER_REG, 0);
elink_cl45_read_and_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_XGXSBLK0_XGXSCONTROL,
~0x10);
elink_cl45_read_and_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_XGXSBLK1_LANECTRL2, 0xff00);
lane = elink_get_warpcore_lane(phy, params);
elink_cl45_read(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_XGXSBLK1_LANECTRL0, &val16);
val16 |= (0x11 << lane);
if (phy->flags & ELINK_FLAGS_WC_DUAL_MODE)
val16 |= (0x22 << lane);
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_XGXSBLK1_LANECTRL0, val16);
elink_cl45_read(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_XGXSBLK1_LANECTRL1, &val16);
val16 &= ~(0x0303 << (lane << 1));
val16 |= (0x0101 << (lane << 1));
if (phy->flags & ELINK_FLAGS_WC_DUAL_MODE) {
val16 &= ~(0x0c0c << (lane << 1));
val16 |= (0x0404 << (lane << 1));
}
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_XGXSBLK1_LANECTRL1, val16);
elink_set_aer_mmd(params, phy);
#endif
}
static void elink_set_warpcore_loopback(struct elink_phy *phy,
struct elink_params *params)
{
#ifdef ELINK_INCLUDE_LOOPBACK
struct elink_dev *cb = params->cb;
u16 val16;
u32 lane;
ELINK_DEBUG_P2(cb, "Setting Warpcore loopback type %x, speed %d\n",
params->loopback_mode, phy->req_line_speed);
if (phy->req_line_speed < ELINK_SPEED_10000 ||
phy->supported & ELINK_SUPPORTED_20000baseKR2_Full) {
CL22_WR_OVER_CL45(cb, phy, MDIO_REG_BANK_AER_BLOCK,
MDIO_AER_BLOCK_AER_REG, 0);
elink_cl45_read_or_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_XGXSBLK0_XGXSCONTROL,
0x10);
lane = elink_get_warpcore_lane(phy, params);
elink_cl45_read(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_XGXSBLK1_LANECTRL2, &val16);
val16 |= (1<<lane);
if (phy->flags & ELINK_FLAGS_WC_DUAL_MODE)
val16 |= (2<<lane);
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_XGXSBLK1_LANECTRL2,
val16);
elink_set_aer_mmd(params, phy);
} else {
elink_cl45_read_or_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_COMBO_IEEE0_MIICTRL,
0x4000);
elink_cl45_read_or_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_IEEE0BLK_MIICNTL, 0x1);
}
#endif
}
#endif
#endif
#ifdef INCLUDE_WARPCORE_UC_LOAD
static void elink_warpcore_powerdown_secondport_lanes(struct elink_dev *cb,
struct elink_phy *phy)
{
u16 path_swap_ovr, path_swap, i;
u8 power_down_lanes[4];
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_XGXSBLK1_LANETEST0, 0);
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_XGXS_X2_CONTROL2, 0x29FB);
path_swap_ovr = REG_RD(cb, MISC_REG_TWO_PORT_PATH_SWAP_OVWR);
if (path_swap_ovr & 0x1)
path_swap = (path_swap_ovr & 0x2);
else
path_swap = REG_RD(cb, MISC_REG_TWO_PORT_PATH_SWAP);
if (path_swap) {
power_down_lanes[0] = 1;
power_down_lanes[1] = 1;
power_down_lanes[2] = 0;
power_down_lanes[3] = 1;
} else {
power_down_lanes[0] = 0;
power_down_lanes[1] = 1;
power_down_lanes[2] = 1;
power_down_lanes[3] = 1;
}
for (i = 0; i < 4; i++) {
if (power_down_lanes[i]) {
elink_cl45_read_or_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_XGXSBLK1_LANECTRL3,
(1 << i) | (1 << (4+i)) |
(1 << 11));
elink_cl45_read_and_write(
cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_XGXSBLK1_LANECTRL0,
~((u16)((1 << i) | (1 << (4+i)))));
}
}
}
#endif
#ifdef INCLUDE_WARPCORE_UC_LOAD
static void elink_warpcore_sequencer(struct elink_dev *cb,
struct elink_phy *phy,
u8 enable){
u16 val16;
elink_cl45_read(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_XGXSBLK0_XGXSCONTROL, &val16);
if(enable)
val16 |= 0x2000;
else
val16 &= 0xDFFF;
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_XGXSBLK0_XGXSCONTROL, val16);
}
static void elink_warpcore_set_lane_swap(struct elink_dev *cb,
struct elink_phy *phy,
u32 wc_lane_config)
{
u16 rx_lane_swap, tx_lane_swap, val16;
rx_lane_swap = ((wc_lane_config &
SHARED_HW_CFG_LANE_SWAP_CFG_RX_MASK) >>
SHARED_HW_CFG_LANE_SWAP_CFG_RX_SHIFT);
tx_lane_swap = ((wc_lane_config &
SHARED_HW_CFG_LANE_SWAP_CFG_TX_MASK) >>
SHARED_HW_CFG_LANE_SWAP_CFG_TX_SHIFT);
elink_cl45_read(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_XGXS_RX_LN_SWAP1, &val16);
val16 &= 0xFF00;
val16 |= rx_lane_swap;
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_XGXS_RX_LN_SWAP1, val16);
elink_cl45_read(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_XGXS_TX_LN_SWAP1, &val16);
val16 &= 0xFF00;
val16 |= tx_lane_swap;
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_XGXS_TX_LN_SWAP1, val16);
}
static void elink_warpcore_set_lane_polarity(struct elink_dev *cb,
struct elink_phy *phy,
u32 wc_lane_config)
{
if (wc_lane_config & SHARED_HW_CFG_RX_LANE0_POL_FLIP_ENABLED)
elink_cl45_read_or_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_RX0_PCI_CTRL, (3<<2));
if (wc_lane_config & SHARED_HW_CFG_RX_LANE1_POL_FLIP_ENABLED)
elink_cl45_read_or_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_RX1_PCI_CTRL, (3<<2));
if (wc_lane_config & SHARED_HW_CFG_RX_LANE2_POL_FLIP_ENABLED)
elink_cl45_read_or_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_RX2_PCI_CTRL, (3<<2));
if (wc_lane_config & SHARED_HW_CFG_RX_LANE3_POL_FLIP_ENABLED)
elink_cl45_read_or_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_RX3_PCI_CTRL, (3<<2));
if (wc_lane_config & SHARED_HW_CFG_TX_LANE0_POL_FLIP_ENABLED)
elink_cl45_read_or_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_TX0_ANA_CTRL0, (1<<5));
if (wc_lane_config & SHARED_HW_CFG_TX_LANE1_POL_FLIP_ENABLED)
elink_cl45_read_or_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_TX1_ANA_CTRL0, (1<<5));
if (wc_lane_config & SHARED_HW_CFG_TX_LANE2_POL_FLIP_ENABLED)
elink_cl45_read_or_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_TX2_ANA_CTRL0, (1<<5));
if (wc_lane_config & SHARED_HW_CFG_TX_LANE3_POL_FLIP_ENABLED)
elink_cl45_read_or_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_TX3_ANA_CTRL0, (1<<5));
}
static elink_status_t elink_reset_warpcore(struct elink_dev *cb)
{
u16 time;
u32 pll_lock;
ELINK_DEBUG_P0(cb, "Resetting Warpcore\n");
REG_WR(cb, MISC_REG_WC0_RESET, 0xE);
MSLEEP(cb, 1);
REG_WR(cb, MISC_REG_WC0_RESET, 0xF);
for(time = 0; time < ELINK_MDIO_ACCESS_TIMEOUT; time++) {
MSLEEP(cb, 1);
pll_lock = REG_RD(cb, MISC_REG_WC0_PLL_LOCK);
if (pll_lock & 0x1) {
REG_WR(cb, MISC_REG_WC0_RESET, 0x3FF);
break;
}
}
if (time == ELINK_MDIO_ACCESS_TIMEOUT) {
ELINK_DEBUG_P0(cb, "BUG! WARPCORE is still in reset!\n");
return ELINK_STATUS_ERROR;
}
return ELINK_STATUS_OK;
}
static void elink_warpcore_set_quad_mode(struct elink_dev *cb,
struct elink_phy *phy)
{
u16 lane, val;
for (lane = 0; lane < WC_LANE_MAX; lane++) {
CL22_WR_OVER_CL45(cb, phy, MDIO_REG_BANK_AER_BLOCK,
MDIO_AER_BLOCK_AER_REG, lane);
elink_warpcore_reset_lane(cb, phy, 1);
elink_cl45_read(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_CL72_USERB0_CL72_MISC4_CONTROL,
&val);
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_CL72_USERB0_CL72_MISC4_CONTROL,
(val & 0xfe07) | 0x78);
elink_cl45_read_or_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_DSC_SMC, 0x8000);
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_RX66_CONTROL, 0x7415);
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_XGXSBLK2_UNICORE_MODE_10G,
0x8091);
}
}
static void elink_warpcore_set_dual_mode(struct elink_dev *cb,
struct elink_phy *phy,
u32 shmem_base)
{
u16 lane, val;
u32 serdes_net_if;
for (lane = 0; lane < WC_LANE_MAX; lane++) {
CL22_WR_OVER_CL45(cb, phy, MDIO_REG_BANK_AER_BLOCK,
MDIO_AER_BLOCK_AER_REG, lane);
elink_cl45_read(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_CL72_USERB0_CL72_MISC4_CONTROL,
&val);
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_CL72_USERB0_CL72_MISC4_CONTROL,
(val & 0xfe07) | 0x50);
elink_cl45_read_or_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_CL49_USERB0_CTRL,
(3<<6));
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_XGXSBLK2_UNICORE_MODE_10G,
0x8091);
elink_cl45_read_and_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_RX66_CONTROL, ~(3<<13));
elink_cl45_read_or_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_DSC_SMC, 0x8000);
}
serdes_net_if = (REG_RD(cb, shmem_base +
OFFSETOF(struct shmem_region, dev_info.
port_hw_config[0].default_cfg)) &
PORT_HW_CFG_NET_SERDES_IF_MASK);
for (lane = 0x200; lane <= 0x201; lane++) {
CL22_WR_OVER_CL45(cb, phy, MDIO_REG_BANK_AER_BLOCK,
MDIO_AER_BLOCK_AER_REG, lane);
elink_warpcore_reset_lane(cb, phy, 1);
if (serdes_net_if == PORT_HW_CFG_NET_SERDES_IF_DXGXS)
elink_warpcore_set_20G_DXGXS(cb, phy, lane);
}
elink_cl45_read_or_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_RX1_PCI_CTRL, (1<<11));
elink_cl45_read_or_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_RX3_PCI_CTRL, (1<<11));
}
static elink_status_t elink_warpcore_load_uc(struct elink_dev *cb,
struct elink_phy *phy)
{
u16 val, cnt;
CL22_WR_OVER_CL45(cb, phy, MDIO_REG_BANK_AER_BLOCK,
MDIO_AER_BLOCK_AER_REG, 0);
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_UC_INFO_B0_DEAD_TRAP, 0x0000);
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_MICROBLK_CMD3, 0x0407);
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_MICROBLK_CMD, 0x8000);
for (cnt = 0; cnt < ELINK_WC_UC_TIMEOUT; cnt++) {
elink_cl45_read(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_MICROBLK_DL_STATUS , &val);
if (val & 0x8000)
break;
USLEEP(cb, 1);
}
if (cnt >= ELINK_WC_UC_TIMEOUT)
return ELINK_STATUS_TIMEOUT;
elink_cl45_write(cb, phy, MDIO_WC_DEVAD, MDIO_WC_REG_UC_INFO_B1_CRC, 0);
elink_cb_load_warpcore_microcode();
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_MICROBLK_CMD3, 0x0404);
elink_cl45_read_and_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_DSC1B0_UC_CTRL,
~MDIO_WC_REG_DSC1B0_UC_CTRL_RDY4CMD);
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_MICROBLK_CMD, 0x0810);
for (cnt = 0; cnt < ELINK_WC_RDY_TIMEOUT_MSEC; cnt++) {
elink_cl45_read(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_DSC1B0_UC_CTRL, &val);
if (val & MDIO_WC_REG_DSC1B0_UC_CTRL_RDY4CMD)
break;
MSLEEP(cb, 1);
}
if (cnt >= ELINK_WC_RDY_TIMEOUT_MSEC)
return ELINK_STATUS_TIMEOUT;
return ELINK_STATUS_OK;
}
#endif
static void elink_sync_link(struct elink_params *params,
struct elink_vars *vars)
{
#ifdef ELINK_DEBUG
struct elink_dev *cb = params->cb;
#endif
u8 link_10g_plus;
if (vars->link_status & LINK_STATUS_PHYSICAL_LINK_FLAG)
vars->phy_flags |= PHY_PHYSICAL_LINK_FLAG;
vars->link_up = (vars->link_status & LINK_STATUS_LINK_UP);
if (vars->link_up) {
ELINK_DEBUG_P0(cb, "phy link up\n");
vars->phy_link_up = 1;
vars->duplex = DUPLEX_FULL;
switch (vars->link_status &
LINK_STATUS_SPEED_AND_DUPLEX_MASK) {
case ELINK_LINK_10THD:
vars->duplex = DUPLEX_HALF;
case ELINK_LINK_10TFD:
vars->line_speed = ELINK_SPEED_10;
break;
case ELINK_LINK_100TXHD:
vars->duplex = DUPLEX_HALF;
case ELINK_LINK_100T4:
case ELINK_LINK_100TXFD:
vars->line_speed = ELINK_SPEED_100;
break;
case ELINK_LINK_1000THD:
vars->duplex = DUPLEX_HALF;
case ELINK_LINK_1000TFD:
vars->line_speed = ELINK_SPEED_1000;
break;
case ELINK_LINK_2500THD:
vars->duplex = DUPLEX_HALF;
case ELINK_LINK_2500TFD:
vars->line_speed = ELINK_SPEED_2500;
break;
case ELINK_LINK_10GTFD:
vars->line_speed = ELINK_SPEED_10000;
break;
case ELINK_LINK_20GTFD:
vars->line_speed = ELINK_SPEED_20000;
break;
default:
break;
}
vars->flow_ctrl = 0;
if (vars->link_status & LINK_STATUS_TX_FLOW_CONTROL_ENABLED)
vars->flow_ctrl |= ELINK_FLOW_CTRL_TX;
if (vars->link_status & LINK_STATUS_RX_FLOW_CONTROL_ENABLED)
vars->flow_ctrl |= ELINK_FLOW_CTRL_RX;
if (!vars->flow_ctrl)
vars->flow_ctrl = ELINK_FLOW_CTRL_NONE;
if (vars->line_speed &&
((vars->line_speed == ELINK_SPEED_10) ||
(vars->line_speed == ELINK_SPEED_100))) {
vars->phy_flags |= PHY_SGMII_FLAG;
} else {
vars->phy_flags &= ~PHY_SGMII_FLAG;
}
#ifndef EXCLUDE_WARPCORE
if (vars->line_speed &&
ELINK_USES_WARPCORE(params->chip_id) &&
(vars->line_speed == ELINK_SPEED_1000))
vars->phy_flags |= PHY_SGMII_FLAG;
#endif
link_10g_plus = (vars->line_speed >= ELINK_SPEED_10000);
if (link_10g_plus) {
if (ELINK_USES_WARPCORE(params->chip_id))
vars->mac_type = ELINK_MAC_TYPE_XMAC;
else
vars->mac_type = ELINK_MAC_TYPE_BMAC;
} else {
if (ELINK_USES_WARPCORE(params->chip_id))
vars->mac_type = ELINK_MAC_TYPE_UMAC;
else
vars->mac_type = ELINK_MAC_TYPE_EMAC;
}
} else {
ELINK_DEBUG_P0(cb, "phy link down\n");
vars->phy_link_up = 0;
vars->line_speed = 0;
vars->duplex = DUPLEX_FULL;
vars->flow_ctrl = ELINK_FLOW_CTRL_NONE;
vars->mac_type = ELINK_MAC_TYPE_NONE;
if (vars->link_status & LINK_STATUS_PHYSICAL_LINK_FLAG)
vars->phy_flags |= PHY_HALF_OPEN_CONN_FLAG;
if (vars->link_status & LINK_STATUS_SFP_TX_FAULT)
vars->phy_flags |= PHY_SFP_TX_FAULT_FLAG;
}
}
void elink_link_status_update(struct elink_params *params,
struct elink_vars *vars)
{
struct elink_dev *cb = params->cb;
u8 port = params->port;
u32 sync_offset, media_types;
set_phy_vars(params, vars);
vars->link_status = REG_RD(cb, params->shmem_base +
OFFSETOF(struct shmem_region,
port_mb[port].link_status));
if (params->loopback_mode != ELINK_LOOPBACK_NONE &&
params->loopback_mode != ELINK_LOOPBACK_EXT)
vars->link_status |= LINK_STATUS_LINK_UP;
#ifndef EXCLUDE_NON_COMMON_INIT
#ifndef EXCLUDE_WARPCORE
if (elink_eee_has_cap(params))
vars->eee_status = REG_RD(cb, params->shmem2_base +
OFFSETOF(struct shmem2_region,
eee_status[params->port]));
#endif
#endif
vars->phy_flags = PHY_XGXS_FLAG;
elink_sync_link(params, vars);
sync_offset = params->shmem_base +
OFFSETOF(struct shmem_region,
dev_info.port_hw_config[port].media_type);
media_types = REG_RD(cb, sync_offset);
params->phy[ELINK_INT_PHY].media_type =
(media_types & PORT_HW_CFG_MEDIA_TYPE_PHY0_MASK) >>
PORT_HW_CFG_MEDIA_TYPE_PHY0_SHIFT;
params->phy[ELINK_EXT_PHY1].media_type =
(media_types & PORT_HW_CFG_MEDIA_TYPE_PHY1_MASK) >>
PORT_HW_CFG_MEDIA_TYPE_PHY1_SHIFT;
params->phy[ELINK_EXT_PHY2].media_type =
(media_types & PORT_HW_CFG_MEDIA_TYPE_PHY2_MASK) >>
PORT_HW_CFG_MEDIA_TYPE_PHY2_SHIFT;
ELINK_DEBUG_P1(cb, "media_types = 0x%x\n", media_types);
sync_offset = params->shmem_base +
OFFSETOF(struct shmem_region,
dev_info.port_hw_config[port].aeu_int_mask);
vars->aeu_int_mask = REG_RD(cb, sync_offset);
if (vars->link_status & LINK_STATUS_PFC_ENABLED)
params->feature_config_flags |=
ELINK_FEATURE_CONFIG_PFC_ENABLED;
else
params->feature_config_flags &=
~ELINK_FEATURE_CONFIG_PFC_ENABLED;
if (SHMEM2_HAS(cb, params->shmem2_base, link_attr_sync))
params->link_attr_sync = SHMEM2_RD(cb, params->shmem2_base,
link_attr_sync[params->port]);
ELINK_DEBUG_P3(cb, "link_status 0x%x phy_link_up %x int_mask 0x%x\n",
vars->link_status, vars->phy_link_up, vars->aeu_int_mask);
ELINK_DEBUG_P3(cb, "line_speed %x duplex %x flow_ctrl 0x%x\n",
vars->line_speed, vars->duplex, vars->flow_ctrl);
}
#ifndef EXCLUDE_NON_COMMON_INIT
#ifndef EXCLUDE_XGXS
static void elink_set_master_ln(struct elink_params *params,
struct elink_phy *phy)
{
struct elink_dev *cb = params->cb;
u16 new_master_ln, ser_lane;
ser_lane = ((params->lane_config &
PORT_HW_CFG_LANE_SWAP_CFG_MASTER_MASK) >>
PORT_HW_CFG_LANE_SWAP_CFG_MASTER_SHIFT);
CL22_RD_OVER_CL45(cb, phy,
MDIO_REG_BANK_XGXS_BLOCK2,
MDIO_XGXS_BLOCK2_TEST_MODE_LANE,
&new_master_ln);
CL22_WR_OVER_CL45(cb, phy,
MDIO_REG_BANK_XGXS_BLOCK2 ,
MDIO_XGXS_BLOCK2_TEST_MODE_LANE,
(new_master_ln | ser_lane));
}
static elink_status_t elink_reset_unicore(struct elink_params *params,
struct elink_phy *phy,
u8 set_serdes)
{
struct elink_dev *cb = params->cb;
u16 mii_control;
u16 i;
CL22_RD_OVER_CL45(cb, phy,
MDIO_REG_BANK_COMBO_IEEE0,
MDIO_COMBO_IEEE0_MII_CONTROL, &mii_control);
CL22_WR_OVER_CL45(cb, phy,
MDIO_REG_BANK_COMBO_IEEE0,
MDIO_COMBO_IEEE0_MII_CONTROL,
(mii_control |
MDIO_COMBO_IEEO_MII_CONTROL_RESET));
#ifndef EXCLUDE_SERDES
if (set_serdes)
elink_set_serdes_access(cb, params->port);
#endif
for (i = 0; i < ELINK_MDIO_ACCESS_TIMEOUT; i++) {
USLEEP(cb, 5);
CL22_RD_OVER_CL45(cb, phy,
MDIO_REG_BANK_COMBO_IEEE0,
MDIO_COMBO_IEEE0_MII_CONTROL,
&mii_control);
if (!(mii_control & MDIO_COMBO_IEEO_MII_CONTROL_RESET)) {
USLEEP(cb, 5);
return ELINK_STATUS_OK;
}
}
elink_cb_event_log(cb, ELINK_LOG_ID_PHY_UNINITIALIZED, params->port);
ELINK_DEBUG_P0(cb, "BUG! XGXS is still in reset!\n");
return ELINK_STATUS_ERROR;
}
static void elink_set_swap_lanes(struct elink_params *params,
struct elink_phy *phy)
{
struct elink_dev *cb = params->cb;
u16 rx_lane_swap, tx_lane_swap;
rx_lane_swap = ((params->lane_config &
PORT_HW_CFG_LANE_SWAP_CFG_RX_MASK) >>
PORT_HW_CFG_LANE_SWAP_CFG_RX_SHIFT);
tx_lane_swap = ((params->lane_config &
PORT_HW_CFG_LANE_SWAP_CFG_TX_MASK) >>
PORT_HW_CFG_LANE_SWAP_CFG_TX_SHIFT);
if (rx_lane_swap != 0x1b) {
CL22_WR_OVER_CL45(cb, phy,
MDIO_REG_BANK_XGXS_BLOCK2,
MDIO_XGXS_BLOCK2_RX_LN_SWAP,
(rx_lane_swap |
MDIO_XGXS_BLOCK2_RX_LN_SWAP_ENABLE |
MDIO_XGXS_BLOCK2_RX_LN_SWAP_FORCE_ENABLE));
} else {
CL22_WR_OVER_CL45(cb, phy,
MDIO_REG_BANK_XGXS_BLOCK2,
MDIO_XGXS_BLOCK2_RX_LN_SWAP, 0);
}
if (tx_lane_swap != 0x1b) {
CL22_WR_OVER_CL45(cb, phy,
MDIO_REG_BANK_XGXS_BLOCK2,
MDIO_XGXS_BLOCK2_TX_LN_SWAP,
(tx_lane_swap |
MDIO_XGXS_BLOCK2_TX_LN_SWAP_ENABLE));
} else {
CL22_WR_OVER_CL45(cb, phy,
MDIO_REG_BANK_XGXS_BLOCK2,
MDIO_XGXS_BLOCK2_TX_LN_SWAP, 0);
}
}
static void elink_set_parallel_detection(struct elink_phy *phy,
struct elink_params *params)
{
struct elink_dev *cb = params->cb;
u16 control2;
CL22_RD_OVER_CL45(cb, phy,
MDIO_REG_BANK_SERDES_DIGITAL,
MDIO_SERDES_DIGITAL_A_1000X_CONTROL2,
&control2);
if (phy->speed_cap_mask & PORT_HW_CFG_SPEED_CAPABILITY_D0_1G)
control2 |= MDIO_SERDES_DIGITAL_A_1000X_CONTROL2_PRL_DT_EN;
else
control2 &= ~MDIO_SERDES_DIGITAL_A_1000X_CONTROL2_PRL_DT_EN;
ELINK_DEBUG_P2(cb, "phy->speed_cap_mask = 0x%x, control2 = 0x%x\n",
phy->speed_cap_mask, control2);
CL22_WR_OVER_CL45(cb, phy,
MDIO_REG_BANK_SERDES_DIGITAL,
MDIO_SERDES_DIGITAL_A_1000X_CONTROL2,
control2);
if ((phy->type == PORT_HW_CFG_XGXS_EXT_PHY_TYPE_DIRECT) &&
(phy->speed_cap_mask &
PORT_HW_CFG_SPEED_CAPABILITY_D0_10G)) {
ELINK_DEBUG_P0(cb, "XGXS\n");
CL22_WR_OVER_CL45(cb, phy,
MDIO_REG_BANK_10G_PARALLEL_DETECT,
MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_LINK,
MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_LINK_CNT);
CL22_RD_OVER_CL45(cb, phy,
MDIO_REG_BANK_10G_PARALLEL_DETECT,
MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_CONTROL,
&control2);
control2 |=
MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_CONTROL_PARDET10G_EN;
CL22_WR_OVER_CL45(cb, phy,
MDIO_REG_BANK_10G_PARALLEL_DETECT,
MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_CONTROL,
control2);
CL22_WR_OVER_CL45(cb, phy,
MDIO_REG_BANK_XGXS_BLOCK2,
MDIO_XGXS_BLOCK2_UNICORE_MODE_10G,
MDIO_XGXS_BLOCK2_UNICORE_MODE_10G_CX4_XGXS |
MDIO_XGXS_BLOCK2_UNICORE_MODE_10G_HIGIG_XGXS);
}
}
static void elink_set_autoneg(struct elink_phy *phy,
struct elink_params *params,
struct elink_vars *vars,
u8 enable_cl73)
{
struct elink_dev *cb = params->cb;
u16 reg_val;
CL22_RD_OVER_CL45(cb, phy,
MDIO_REG_BANK_COMBO_IEEE0,
MDIO_COMBO_IEEE0_MII_CONTROL, ®_val);
if (vars->line_speed == ELINK_SPEED_AUTO_NEG)
reg_val |= MDIO_COMBO_IEEO_MII_CONTROL_AN_EN;
else
reg_val &= ~(MDIO_COMBO_IEEO_MII_CONTROL_AN_EN |
MDIO_COMBO_IEEO_MII_CONTROL_RESTART_AN);
CL22_WR_OVER_CL45(cb, phy,
MDIO_REG_BANK_COMBO_IEEE0,
MDIO_COMBO_IEEE0_MII_CONTROL, reg_val);
CL22_RD_OVER_CL45(cb, phy,
MDIO_REG_BANK_SERDES_DIGITAL,
MDIO_SERDES_DIGITAL_A_1000X_CONTROL1, ®_val);
reg_val &= ~(MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_SIGNAL_DETECT_EN |
MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_INVERT_SIGNAL_DETECT);
reg_val |= MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_FIBER_MODE;
if (vars->line_speed == ELINK_SPEED_AUTO_NEG)
reg_val |= MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_AUTODET;
else
reg_val &= ~MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_AUTODET;
CL22_WR_OVER_CL45(cb, phy,
MDIO_REG_BANK_SERDES_DIGITAL,
MDIO_SERDES_DIGITAL_A_1000X_CONTROL1, reg_val);
CL22_RD_OVER_CL45(cb, phy,
MDIO_REG_BANK_BAM_NEXT_PAGE,
MDIO_BAM_NEXT_PAGE_MP5_NEXT_PAGE_CTRL,
®_val);
if (vars->line_speed == ELINK_SPEED_AUTO_NEG) {
reg_val |= (MDIO_BAM_NEXT_PAGE_MP5_NEXT_PAGE_CTRL_BAM_MODE |
MDIO_BAM_NEXT_PAGE_MP5_NEXT_PAGE_CTRL_TETON_AN);
} else {
reg_val &= ~(MDIO_BAM_NEXT_PAGE_MP5_NEXT_PAGE_CTRL_BAM_MODE |
MDIO_BAM_NEXT_PAGE_MP5_NEXT_PAGE_CTRL_TETON_AN);
}
CL22_WR_OVER_CL45(cb, phy,
MDIO_REG_BANK_BAM_NEXT_PAGE,
MDIO_BAM_NEXT_PAGE_MP5_NEXT_PAGE_CTRL,
reg_val);
if (enable_cl73) {
CL22_WR_OVER_CL45(cb, phy,
MDIO_REG_BANK_CL73_USERB0,
MDIO_CL73_USERB0_CL73_UCTRL,
0xe);
CL22_WR_OVER_CL45(cb, phy,
MDIO_REG_BANK_CL73_USERB0,
MDIO_CL73_USERB0_CL73_BAM_CTRL1,
MDIO_CL73_USERB0_CL73_BAM_CTRL1_BAM_EN |
MDIO_CL73_USERB0_CL73_BAM_CTRL1_BAM_STATION_MNGR_EN |
MDIO_CL73_USERB0_CL73_BAM_CTRL1_BAM_NP_AFTER_BP_EN);
CL22_RD_OVER_CL45(cb, phy,
MDIO_REG_BANK_CL73_IEEEB1,
MDIO_CL73_IEEEB1_AN_ADV2,
®_val);
if (phy->speed_cap_mask &
PORT_HW_CFG_SPEED_CAPABILITY_D0_10G)
reg_val |= MDIO_CL73_IEEEB1_AN_ADV2_ADVR_10G_KX4;
if (phy->speed_cap_mask &
PORT_HW_CFG_SPEED_CAPABILITY_D0_1G)
reg_val |= MDIO_CL73_IEEEB1_AN_ADV2_ADVR_1000M_KX;
CL22_WR_OVER_CL45(cb, phy,
MDIO_REG_BANK_CL73_IEEEB1,
MDIO_CL73_IEEEB1_AN_ADV2,
reg_val);
reg_val = MDIO_CL73_IEEEB0_CL73_AN_CONTROL_AN_EN;
} else
reg_val = 0;
CL22_WR_OVER_CL45(cb, phy,
MDIO_REG_BANK_CL73_IEEEB0,
MDIO_CL73_IEEEB0_CL73_AN_CONTROL, reg_val);
}
static void elink_program_serdes(struct elink_phy *phy,
struct elink_params *params,
struct elink_vars *vars)
{
struct elink_dev *cb = params->cb;
u16 reg_val;
CL22_RD_OVER_CL45(cb, phy,
MDIO_REG_BANK_COMBO_IEEE0,
MDIO_COMBO_IEEE0_MII_CONTROL, ®_val);
reg_val &= ~(MDIO_COMBO_IEEO_MII_CONTROL_FULL_DUPLEX |
MDIO_COMBO_IEEO_MII_CONTROL_AN_EN |
MDIO_COMBO_IEEO_MII_CONTROL_MAN_SGMII_SP_MASK);
if (phy->req_duplex == DUPLEX_FULL)
reg_val |= MDIO_COMBO_IEEO_MII_CONTROL_FULL_DUPLEX;
CL22_WR_OVER_CL45(cb, phy,
MDIO_REG_BANK_COMBO_IEEE0,
MDIO_COMBO_IEEE0_MII_CONTROL, reg_val);
CL22_RD_OVER_CL45(cb, phy,
MDIO_REG_BANK_SERDES_DIGITAL,
MDIO_SERDES_DIGITAL_MISC1, ®_val);
ELINK_DEBUG_P1(cb, "MDIO_REG_BANK_SERDES_DIGITAL = 0x%x\n", reg_val);
reg_val &= ~(MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_MASK |
MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_SEL);
if (!((vars->line_speed == ELINK_SPEED_1000) ||
(vars->line_speed == ELINK_SPEED_100) ||
(vars->line_speed == ELINK_SPEED_10))) {
reg_val |= (MDIO_SERDES_DIGITAL_MISC1_REFCLK_SEL_156_25M |
MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_SEL);
if (vars->line_speed == ELINK_SPEED_10000)
reg_val |=
MDIO_SERDES_DIGITAL_MISC1_FORCE_SPEED_10G_CX4;
}
CL22_WR_OVER_CL45(cb, phy,
MDIO_REG_BANK_SERDES_DIGITAL,
MDIO_SERDES_DIGITAL_MISC1, reg_val);
}
static void elink_set_brcm_cl37_advertisement(struct elink_phy *phy,
struct elink_params *params)
{
struct elink_dev *cb = params->cb;
u16 val = 0;
if (phy->speed_cap_mask & PORT_HW_CFG_SPEED_CAPABILITY_D0_2_5G)
val |= MDIO_OVER_1G_UP1_2_5G;
if (phy->speed_cap_mask & PORT_HW_CFG_SPEED_CAPABILITY_D0_10G)
val |= MDIO_OVER_1G_UP1_10G;
CL22_WR_OVER_CL45(cb, phy,
MDIO_REG_BANK_OVER_1G,
MDIO_OVER_1G_UP1, val);
CL22_WR_OVER_CL45(cb, phy,
MDIO_REG_BANK_OVER_1G,
MDIO_OVER_1G_UP3, 0x400);
}
static void elink_set_ieee_aneg_advertisement(struct elink_phy *phy,
struct elink_params *params,
u16 ieee_fc)
{
struct elink_dev *cb = params->cb;
u16 val;
CL22_WR_OVER_CL45(cb, phy,
MDIO_REG_BANK_COMBO_IEEE0,
MDIO_COMBO_IEEE0_AUTO_NEG_ADV, ieee_fc);
CL22_RD_OVER_CL45(cb, phy,
MDIO_REG_BANK_CL73_IEEEB1,
MDIO_CL73_IEEEB1_AN_ADV1, &val);
val &= ~MDIO_CL73_IEEEB1_AN_ADV1_PAUSE_BOTH;
val |= ((ieee_fc<<3) & MDIO_CL73_IEEEB1_AN_ADV1_PAUSE_MASK);
CL22_WR_OVER_CL45(cb, phy,
MDIO_REG_BANK_CL73_IEEEB1,
MDIO_CL73_IEEEB1_AN_ADV1, val);
}
static void elink_restart_autoneg(struct elink_phy *phy,
struct elink_params *params,
u8 enable_cl73)
{
struct elink_dev *cb = params->cb;
u16 mii_control;
ELINK_DEBUG_P0(cb, "elink_restart_autoneg\n");
if (enable_cl73) {
CL22_RD_OVER_CL45(cb, phy,
MDIO_REG_BANK_CL73_IEEEB0,
MDIO_CL73_IEEEB0_CL73_AN_CONTROL,
&mii_control);
CL22_WR_OVER_CL45(cb, phy,
MDIO_REG_BANK_CL73_IEEEB0,
MDIO_CL73_IEEEB0_CL73_AN_CONTROL,
(mii_control |
MDIO_CL73_IEEEB0_CL73_AN_CONTROL_AN_EN |
MDIO_CL73_IEEEB0_CL73_AN_CONTROL_RESTART_AN));
} else {
CL22_RD_OVER_CL45(cb, phy,
MDIO_REG_BANK_COMBO_IEEE0,
MDIO_COMBO_IEEE0_MII_CONTROL,
&mii_control);
ELINK_DEBUG_P1(cb,
"elink_restart_autoneg mii_control before = 0x%x\n",
mii_control);
CL22_WR_OVER_CL45(cb, phy,
MDIO_REG_BANK_COMBO_IEEE0,
MDIO_COMBO_IEEE0_MII_CONTROL,
(mii_control |
MDIO_COMBO_IEEO_MII_CONTROL_AN_EN |
MDIO_COMBO_IEEO_MII_CONTROL_RESTART_AN));
}
}
static void elink_initialize_sgmii_process(struct elink_phy *phy,
struct elink_params *params,
struct elink_vars *vars)
{
struct elink_dev *cb = params->cb;
u16 control1;
CL22_RD_OVER_CL45(cb, phy,
MDIO_REG_BANK_SERDES_DIGITAL,
MDIO_SERDES_DIGITAL_A_1000X_CONTROL1,
&control1);
control1 |= MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_INVERT_SIGNAL_DETECT;
control1 &= ~(MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_FIBER_MODE |
MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_AUTODET |
MDIO_SERDES_DIGITAL_A_1000X_CONTROL1_MSTR_MODE);
CL22_WR_OVER_CL45(cb, phy,
MDIO_REG_BANK_SERDES_DIGITAL,
MDIO_SERDES_DIGITAL_A_1000X_CONTROL1,
control1);
if (!(vars->line_speed == ELINK_SPEED_AUTO_NEG)) {
u16 mii_control;
CL22_RD_OVER_CL45(cb, phy,
MDIO_REG_BANK_COMBO_IEEE0,
MDIO_COMBO_IEEE0_MII_CONTROL,
&mii_control);
mii_control &= ~(MDIO_COMBO_IEEO_MII_CONTROL_AN_EN |
MDIO_COMBO_IEEO_MII_CONTROL_MAN_SGMII_SP_MASK|
MDIO_COMBO_IEEO_MII_CONTROL_FULL_DUPLEX);
switch (vars->line_speed) {
case ELINK_SPEED_100:
mii_control |=
MDIO_COMBO_IEEO_MII_CONTROL_MAN_SGMII_SP_100;
break;
case ELINK_SPEED_1000:
mii_control |=
MDIO_COMBO_IEEO_MII_CONTROL_MAN_SGMII_SP_1000;
break;
case ELINK_SPEED_10:
break;
default:
ELINK_DEBUG_P1(cb, "Invalid line_speed 0x%x\n",
vars->line_speed);
break;
}
if (phy->req_duplex == DUPLEX_FULL)
mii_control |=
MDIO_COMBO_IEEO_MII_CONTROL_FULL_DUPLEX;
CL22_WR_OVER_CL45(cb, phy,
MDIO_REG_BANK_COMBO_IEEE0,
MDIO_COMBO_IEEE0_MII_CONTROL,
mii_control);
} else {
elink_restart_autoneg(phy, params, 0);
}
}
static elink_status_t elink_direct_parallel_detect_used(struct elink_phy *phy,
struct elink_params *params)
{
struct elink_dev *cb = params->cb;
u16 pd_10g, status2_1000x;
if (phy->req_line_speed != ELINK_SPEED_AUTO_NEG)
return ELINK_STATUS_OK;
CL22_RD_OVER_CL45(cb, phy,
MDIO_REG_BANK_SERDES_DIGITAL,
MDIO_SERDES_DIGITAL_A_1000X_STATUS2,
&status2_1000x);
CL22_RD_OVER_CL45(cb, phy,
MDIO_REG_BANK_SERDES_DIGITAL,
MDIO_SERDES_DIGITAL_A_1000X_STATUS2,
&status2_1000x);
if (status2_1000x & MDIO_SERDES_DIGITAL_A_1000X_STATUS2_AN_DISABLED) {
ELINK_DEBUG_P1(cb, "1G parallel detect link on port %d\n",
params->port);
return 1;
}
CL22_RD_OVER_CL45(cb, phy,
MDIO_REG_BANK_10G_PARALLEL_DETECT,
MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_STATUS,
&pd_10g);
if (pd_10g & MDIO_10G_PARALLEL_DETECT_PAR_DET_10G_STATUS_PD_LINK) {
ELINK_DEBUG_P1(cb, "10G parallel detect link on port %d\n",
params->port);
return 1;
}
return ELINK_STATUS_OK;
}
static void elink_update_adv_fc(struct elink_phy *phy,
struct elink_params *params,
struct elink_vars *vars,
u32 gp_status)
{
u16 ld_pause;
u16 lp_pause;
u16 pause_result;
struct elink_dev *cb = params->cb;
if ((gp_status &
(MDIO_GP_STATUS_TOP_AN_STATUS1_CL73_AUTONEG_COMPLETE |
MDIO_GP_STATUS_TOP_AN_STATUS1_CL73_MR_LP_NP_AN_ABLE)) ==
(MDIO_GP_STATUS_TOP_AN_STATUS1_CL73_AUTONEG_COMPLETE |
MDIO_GP_STATUS_TOP_AN_STATUS1_CL73_MR_LP_NP_AN_ABLE)) {
CL22_RD_OVER_CL45(cb, phy,
MDIO_REG_BANK_CL73_IEEEB1,
MDIO_CL73_IEEEB1_AN_ADV1,
&ld_pause);
CL22_RD_OVER_CL45(cb, phy,
MDIO_REG_BANK_CL73_IEEEB1,
MDIO_CL73_IEEEB1_AN_LP_ADV1,
&lp_pause);
pause_result = (ld_pause &
MDIO_CL73_IEEEB1_AN_ADV1_PAUSE_MASK) >> 8;
pause_result |= (lp_pause &
MDIO_CL73_IEEEB1_AN_LP_ADV1_PAUSE_MASK) >> 10;
ELINK_DEBUG_P1(cb, "pause_result CL73 0x%x\n", pause_result);
} else {
CL22_RD_OVER_CL45(cb, phy,
MDIO_REG_BANK_COMBO_IEEE0,
MDIO_COMBO_IEEE0_AUTO_NEG_ADV,
&ld_pause);
CL22_RD_OVER_CL45(cb, phy,
MDIO_REG_BANK_COMBO_IEEE0,
MDIO_COMBO_IEEE0_AUTO_NEG_LINK_PARTNER_ABILITY1,
&lp_pause);
pause_result = (ld_pause &
MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_MASK)>>5;
pause_result |= (lp_pause &
MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_MASK)>>7;
ELINK_DEBUG_P1(cb, "pause_result CL37 0x%x\n", pause_result);
}
elink_pause_resolve(vars, pause_result);
}
static void elink_flow_ctrl_resolve(struct elink_phy *phy,
struct elink_params *params,
struct elink_vars *vars,
u32 gp_status)
{
#ifdef ELINK_DEBUG
struct elink_dev *cb = params->cb;
#endif
vars->flow_ctrl = ELINK_FLOW_CTRL_NONE;
if (phy->req_flow_ctrl != ELINK_FLOW_CTRL_AUTO) {
if (phy->req_line_speed == ELINK_SPEED_AUTO_NEG)
elink_update_adv_fc(phy, params, vars, gp_status);
vars->flow_ctrl = phy->req_flow_ctrl;
} else if (phy->req_line_speed != ELINK_SPEED_AUTO_NEG)
vars->flow_ctrl = params->req_fc_auto_adv;
else if ((gp_status & ELINK_MDIO_AN_CL73_OR_37_COMPLETE) &&
(!(vars->phy_flags & PHY_SGMII_FLAG))) {
if (elink_direct_parallel_detect_used(phy, params)) {
vars->flow_ctrl = params->req_fc_auto_adv;
return;
}
elink_update_adv_fc(phy, params, vars, gp_status);
}
ELINK_DEBUG_P1(cb, "flow_ctrl 0x%x\n", vars->flow_ctrl);
}
static void elink_check_fallback_to_cl37(struct elink_phy *phy,
struct elink_params *params)
{
struct elink_dev *cb = params->cb;
u16 rx_status, ustat_val, cl37_fsm_received;
ELINK_DEBUG_P0(cb, "elink_check_fallback_to_cl37\n");
CL22_RD_OVER_CL45(cb, phy,
MDIO_REG_BANK_RX0,
MDIO_RX0_RX_STATUS,
&rx_status);
if ((rx_status & MDIO_RX0_RX_STATUS_SIGDET) !=
(MDIO_RX0_RX_STATUS_SIGDET)) {
ELINK_DEBUG_P1(cb, "Signal is not detected. Restoring CL73."
"rx_status(0x80b0) = 0x%x\n", rx_status);
CL22_WR_OVER_CL45(cb, phy,
MDIO_REG_BANK_CL73_IEEEB0,
MDIO_CL73_IEEEB0_CL73_AN_CONTROL,
MDIO_CL73_IEEEB0_CL73_AN_CONTROL_AN_EN);
return;
}
CL22_RD_OVER_CL45(cb, phy,
MDIO_REG_BANK_CL73_USERB0,
MDIO_CL73_USERB0_CL73_USTAT1,
&ustat_val);
if ((ustat_val &
(MDIO_CL73_USERB0_CL73_USTAT1_LINK_STATUS_CHECK |
MDIO_CL73_USERB0_CL73_USTAT1_AN_GOOD_CHECK_BAM37)) !=
(MDIO_CL73_USERB0_CL73_USTAT1_LINK_STATUS_CHECK |
MDIO_CL73_USERB0_CL73_USTAT1_AN_GOOD_CHECK_BAM37)) {
ELINK_DEBUG_P1(cb, "CL73 state-machine is not stable. "
"ustat_val(0x8371) = 0x%x\n", ustat_val);
return;
}
CL22_RD_OVER_CL45(cb, phy,
MDIO_REG_BANK_REMOTE_PHY,
MDIO_REMOTE_PHY_MISC_RX_STATUS,
&cl37_fsm_received);
if ((cl37_fsm_received &
(MDIO_REMOTE_PHY_MISC_RX_STATUS_CL37_FSM_RECEIVED_OVER1G_MSG |
MDIO_REMOTE_PHY_MISC_RX_STATUS_CL37_FSM_RECEIVED_BRCM_OUI_MSG)) !=
(MDIO_REMOTE_PHY_MISC_RX_STATUS_CL37_FSM_RECEIVED_OVER1G_MSG |
MDIO_REMOTE_PHY_MISC_RX_STATUS_CL37_FSM_RECEIVED_BRCM_OUI_MSG)) {
ELINK_DEBUG_P1(cb, "No CL37 FSM were received. "
"misc_rx_status(0x8330) = 0x%x\n",
cl37_fsm_received);
return;
}
CL22_WR_OVER_CL45(cb, phy,
MDIO_REG_BANK_CL73_IEEEB0,
MDIO_CL73_IEEEB0_CL73_AN_CONTROL,
0);
elink_restart_autoneg(phy, params, 0);
ELINK_DEBUG_P0(cb, "Disabling CL73, and restarting CL37 autoneg\n");
}
static void elink_xgxs_an_resolve(struct elink_phy *phy,
struct elink_params *params,
struct elink_vars *vars,
u32 gp_status)
{
if (gp_status & ELINK_MDIO_AN_CL73_OR_37_COMPLETE)
vars->link_status |=
LINK_STATUS_AUTO_NEGOTIATE_COMPLETE;
if (elink_direct_parallel_detect_used(phy, params))
vars->link_status |=
LINK_STATUS_PARALLEL_DETECTION_USED;
}
#endif
static elink_status_t elink_get_link_speed_duplex(struct elink_phy *phy,
struct elink_params *params,
struct elink_vars *vars,
u16 is_link_up,
u16 speed_mask,
u16 is_duplex)
{
#ifdef ELINK_DEBUG
struct elink_dev *cb = params->cb;
#endif
if (phy->req_line_speed == ELINK_SPEED_AUTO_NEG)
vars->link_status |= LINK_STATUS_AUTO_NEGOTIATE_ENABLED;
if (is_link_up) {
ELINK_DEBUG_P0(cb, "phy link up\n");
vars->phy_link_up = 1;
vars->link_status |= LINK_STATUS_LINK_UP;
switch (speed_mask) {
case ELINK_GP_STATUS_10M:
vars->line_speed = ELINK_SPEED_10;
if (is_duplex == DUPLEX_FULL)
vars->link_status |= ELINK_LINK_10TFD;
else
vars->link_status |= ELINK_LINK_10THD;
break;
case ELINK_GP_STATUS_100M:
vars->line_speed = ELINK_SPEED_100;
if (is_duplex == DUPLEX_FULL)
vars->link_status |= ELINK_LINK_100TXFD;
else
vars->link_status |= ELINK_LINK_100TXHD;
break;
case ELINK_GP_STATUS_1G:
case ELINK_GP_STATUS_1G_KX:
vars->line_speed = ELINK_SPEED_1000;
if (is_duplex == DUPLEX_FULL)
vars->link_status |= ELINK_LINK_1000TFD;
else
vars->link_status |= ELINK_LINK_1000THD;
break;
case ELINK_GP_STATUS_2_5G:
vars->line_speed = ELINK_SPEED_2500;
if (is_duplex == DUPLEX_FULL)
vars->link_status |= ELINK_LINK_2500TFD;
else
vars->link_status |= ELINK_LINK_2500THD;
break;
case ELINK_GP_STATUS_5G:
case ELINK_GP_STATUS_6G:
ELINK_DEBUG_P1(cb,
"link speed unsupported gp_status 0x%x\n",
speed_mask);
return ELINK_STATUS_ERROR;
case ELINK_GP_STATUS_10G_KX4:
case ELINK_GP_STATUS_10G_HIG:
case ELINK_GP_STATUS_10G_CX4:
case ELINK_GP_STATUS_10G_KR:
case ELINK_GP_STATUS_10G_SFI:
case ELINK_GP_STATUS_10G_XFI:
vars->line_speed = ELINK_SPEED_10000;
vars->link_status |= ELINK_LINK_10GTFD;
break;
case ELINK_GP_STATUS_20G_DXGXS:
case ELINK_GP_STATUS_20G_KR2:
vars->line_speed = ELINK_SPEED_20000;
vars->link_status |= ELINK_LINK_20GTFD;
break;
default:
ELINK_DEBUG_P1(cb,
"link speed unsupported gp_status 0x%x\n",
speed_mask);
return ELINK_STATUS_ERROR;
}
} else {
ELINK_DEBUG_P0(cb, "phy link down\n");
vars->phy_link_up = 0;
vars->duplex = DUPLEX_FULL;
vars->flow_ctrl = ELINK_FLOW_CTRL_NONE;
vars->mac_type = ELINK_MAC_TYPE_NONE;
}
ELINK_DEBUG_P2(cb, " phy_link_up %x line_speed %d\n",
vars->phy_link_up, vars->line_speed);
return ELINK_STATUS_OK;
}
#ifndef EXCLUDE_XGXS
static elink_status_t
elink_link_settings_status(struct elink_phy *phy, struct elink_params *params,
struct elink_vars *vars)
{
struct elink_dev *cb = params->cb;
u16 gp_status, duplex = DUPLEX_HALF, link_up = 0, speed_mask;
elink_status_t rc = ELINK_STATUS_OK;
CL22_RD_OVER_CL45(cb, phy,
MDIO_REG_BANK_GP_STATUS,
MDIO_GP_STATUS_TOP_AN_STATUS1,
&gp_status);
if (gp_status & MDIO_GP_STATUS_TOP_AN_STATUS1_DUPLEX_STATUS)
duplex = DUPLEX_FULL;
if (gp_status & MDIO_GP_STATUS_TOP_AN_STATUS1_LINK_STATUS)
link_up = 1;
speed_mask = gp_status & ELINK_GP_STATUS_SPEED_MASK;
ELINK_DEBUG_P3(cb, "gp_status 0x%x, is_link_up %d, speed_mask 0x%x\n",
gp_status, link_up, speed_mask);
rc = elink_get_link_speed_duplex(phy, params, vars, link_up, speed_mask,
duplex);
if (rc == ELINK_STATUS_ERROR)
return rc;
if (gp_status & MDIO_GP_STATUS_TOP_AN_STATUS1_LINK_STATUS) {
if (ELINK_SINGLE_MEDIA_DIRECT(params)) {
vars->duplex = duplex;
elink_flow_ctrl_resolve(phy, params, vars, gp_status);
if (phy->req_line_speed == ELINK_SPEED_AUTO_NEG)
elink_xgxs_an_resolve(phy, params, vars,
gp_status);
}
} else {
if ((phy->req_line_speed == ELINK_SPEED_AUTO_NEG) &&
ELINK_SINGLE_MEDIA_DIRECT(params)) {
elink_check_fallback_to_cl37(phy, params);
}
}
if (ELINK_SINGLE_MEDIA_DIRECT(params) &&
(vars->link_status & LINK_STATUS_AUTO_NEGOTIATE_COMPLETE)) {
u16 val;
CL22_RD_OVER_CL45(cb, phy, MDIO_REG_BANK_CL73_IEEEB1,
MDIO_CL73_IEEEB1_AN_LP_ADV2, &val);
if (val & MDIO_CL73_IEEEB1_AN_ADV2_ADVR_1000M_KX)
vars->link_status |=
LINK_STATUS_LINK_PARTNER_1000TFD_CAPABLE;
if (val & (MDIO_CL73_IEEEB1_AN_ADV2_ADVR_10G_KX4 |
MDIO_CL73_IEEEB1_AN_ADV2_ADVR_10G_KR))
vars->link_status |=
LINK_STATUS_LINK_PARTNER_10GXFD_CAPABLE;
CL22_RD_OVER_CL45(cb, phy, MDIO_REG_BANK_OVER_1G,
MDIO_OVER_1G_LP_UP1, &val);
if (val & MDIO_OVER_1G_UP1_2_5G)
vars->link_status |=
LINK_STATUS_LINK_PARTNER_2500XFD_CAPABLE;
if (val & (MDIO_OVER_1G_UP1_10G | MDIO_OVER_1G_UP1_10GH))
vars->link_status |=
LINK_STATUS_LINK_PARTNER_10GXFD_CAPABLE;
}
ELINK_DEBUG_P3(cb, "duplex %x flow_ctrl 0x%x link_status 0x%x\n",
vars->duplex, vars->flow_ctrl, vars->link_status);
return rc;
}
#endif
#ifndef EXCLUDE_WARPCORE
static elink_status_t
elink_warpcore_read_status(struct elink_phy *phy, struct elink_params *params,
struct elink_vars *vars)
{
struct elink_dev *cb = params->cb;
u8 lane;
u16 gp_status1, gp_speed, link_up, duplex = DUPLEX_FULL;
elink_status_t rc = ELINK_STATUS_OK;
lane = elink_get_warpcore_lane(phy, params);
if ((params->loopback_mode) &&
(phy->flags & ELINK_FLAGS_WC_DUAL_MODE)) {
elink_cl45_read(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_DIGITAL5_LINK_STATUS, &link_up);
elink_cl45_read(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_DIGITAL5_LINK_STATUS, &link_up);
link_up &= 0x1;
} else if ((phy->req_line_speed > ELINK_SPEED_10000) &&
(phy->supported & ELINK_SUPPORTED_20000baseMLD2_Full)) {
u16 temp_link_up;
elink_cl45_read(cb, phy, MDIO_WC_DEVAD,
1, &temp_link_up);
elink_cl45_read(cb, phy, MDIO_WC_DEVAD,
1, &link_up);
ELINK_DEBUG_P2(cb, "PCS RX link status = 0x%x-->0x%x\n",
temp_link_up, link_up);
link_up &= (1<<2);
if (link_up)
elink_ext_phy_resolve_fc(phy, params, vars);
} else {
elink_cl45_read(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_GP2_STATUS_GP_2_1,
&gp_status1);
ELINK_DEBUG_P1(cb, "0x81d1 = 0x%x\n", gp_status1);
link_up = ((gp_status1 >> 8) |
(gp_status1 >> 12) |
(gp_status1)) &
(1 << lane);
if (phy->supported & ELINK_SUPPORTED_20000baseKR2_Full) {
u16 an_link;
elink_cl45_read(cb, phy, MDIO_AN_DEVAD,
MDIO_AN_REG_STATUS, &an_link);
elink_cl45_read(cb, phy, MDIO_AN_DEVAD,
MDIO_AN_REG_STATUS, &an_link);
link_up |= (an_link & (1<<2));
}
if (link_up && ELINK_SINGLE_MEDIA_DIRECT(params)) {
u16 pd, gp_status4;
if (phy->req_line_speed == ELINK_SPEED_AUTO_NEG) {
elink_cl45_read(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_GP2_STATUS_GP_2_4,
&gp_status4);
if (gp_status4 & ((1<<12)<<lane))
vars->link_status |=
LINK_STATUS_AUTO_NEGOTIATE_COMPLETE;
elink_cl45_read(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_PAR_DET_10G_STATUS,
&pd);
if (pd & (1<<15))
vars->link_status |=
LINK_STATUS_PARALLEL_DETECTION_USED;
}
elink_ext_phy_resolve_fc(phy, params, vars);
vars->duplex = duplex;
}
}
if ((vars->link_status & LINK_STATUS_AUTO_NEGOTIATE_COMPLETE) &&
ELINK_SINGLE_MEDIA_DIRECT(params)) {
u16 val;
elink_cl45_read(cb, phy, MDIO_AN_DEVAD,
MDIO_AN_REG_LP_AUTO_NEG2, &val);
if (val & MDIO_CL73_IEEEB1_AN_ADV2_ADVR_1000M_KX)
vars->link_status |=
LINK_STATUS_LINK_PARTNER_1000TFD_CAPABLE;
if (val & (MDIO_CL73_IEEEB1_AN_ADV2_ADVR_10G_KX4 |
MDIO_CL73_IEEEB1_AN_ADV2_ADVR_10G_KR))
vars->link_status |=
LINK_STATUS_LINK_PARTNER_10GXFD_CAPABLE;
elink_cl45_read(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_DIGITAL3_LP_UP1, &val);
if (val & MDIO_OVER_1G_UP1_2_5G)
vars->link_status |=
LINK_STATUS_LINK_PARTNER_2500XFD_CAPABLE;
if (val & (MDIO_OVER_1G_UP1_10G | MDIO_OVER_1G_UP1_10GH))
vars->link_status |=
LINK_STATUS_LINK_PARTNER_10GXFD_CAPABLE;
}
if (lane < 2) {
elink_cl45_read(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_GP2_STATUS_GP_2_2, &gp_speed);
} else {
elink_cl45_read(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_GP2_STATUS_GP_2_3, &gp_speed);
}
ELINK_DEBUG_P2(cb, "lane %d gp_speed 0x%x\n", lane, gp_speed);
if ((lane & 1) == 0)
gp_speed <<= 8;
gp_speed &= 0x3f00;
link_up = !!link_up;
rc = elink_get_link_speed_duplex(phy, params, vars, link_up, gp_speed,
duplex);
if ((!link_up) && (phy->media_type == ELINK_ETH_PHY_KR) &&
(!(phy->flags & ELINK_FLAGS_WC_DUAL_MODE)))
vars->rx_tx_asic_rst = MAX_KR_LINK_RETRY;
ELINK_DEBUG_P3(cb, "duplex %x flow_ctrl 0x%x link_status 0x%x\n",
vars->duplex, vars->flow_ctrl, vars->link_status);
return rc;
}
#endif
#ifndef EXCLUDE_XGXS
static void elink_set_gmii_tx_driver(struct elink_params *params)
{
struct elink_dev *cb = params->cb;
struct elink_phy *phy = ¶ms->phy[ELINK_INT_PHY];
u16 lp_up2;
u16 tx_driver;
u16 bank;
CL22_RD_OVER_CL45(cb, phy,
MDIO_REG_BANK_OVER_1G,
MDIO_OVER_1G_LP_UP2, &lp_up2);
lp_up2 = (((lp_up2 & MDIO_OVER_1G_LP_UP2_PREEMPHASIS_MASK) >>
MDIO_OVER_1G_LP_UP2_PREEMPHASIS_SHIFT) <<
MDIO_TX0_TX_DRIVER_PREEMPHASIS_SHIFT);
if (lp_up2 == 0)
return;
for (bank = MDIO_REG_BANK_TX0; bank <= MDIO_REG_BANK_TX3;
bank += (MDIO_REG_BANK_TX1 - MDIO_REG_BANK_TX0)) {
CL22_RD_OVER_CL45(cb, phy,
bank,
MDIO_TX0_TX_DRIVER, &tx_driver);
if (lp_up2 !=
(tx_driver & MDIO_TX0_TX_DRIVER_PREEMPHASIS_MASK)) {
tx_driver &= ~MDIO_TX0_TX_DRIVER_PREEMPHASIS_MASK;
tx_driver |= lp_up2;
CL22_WR_OVER_CL45(cb, phy,
bank,
MDIO_TX0_TX_DRIVER, tx_driver);
}
}
}
static elink_status_t elink_emac_program(struct elink_params *params,
struct elink_vars *vars)
{
struct elink_dev *cb = params->cb;
u8 port = params->port;
u16 mode = 0;
ELINK_DEBUG_P0(cb, "setting link speed & duplex\n");
elink_bits_dis(cb, GRCBASE_EMAC0 + port*0x400 +
EMAC_REG_EMAC_MODE,
(EMAC_MODE_25G_MODE |
EMAC_MODE_PORT_MII_10M |
EMAC_MODE_HALF_DUPLEX));
switch (vars->line_speed) {
case ELINK_SPEED_10:
mode |= EMAC_MODE_PORT_MII_10M;
break;
case ELINK_SPEED_100:
mode |= EMAC_MODE_PORT_MII;
break;
case ELINK_SPEED_1000:
mode |= EMAC_MODE_PORT_GMII;
break;
case ELINK_SPEED_2500:
mode |= (EMAC_MODE_25G_MODE | EMAC_MODE_PORT_GMII);
break;
default:
ELINK_DEBUG_P1(cb, "Invalid line_speed 0x%x\n",
vars->line_speed);
return ELINK_STATUS_ERROR;
}
if (vars->duplex == DUPLEX_HALF)
mode |= EMAC_MODE_HALF_DUPLEX;
elink_bits_en(cb,
GRCBASE_EMAC0 + port*0x400 + EMAC_REG_EMAC_MODE,
mode);
elink_set_led(params, vars, ELINK_LED_MODE_OPER, vars->line_speed);
return ELINK_STATUS_OK;
}
static void elink_set_preemphasis(struct elink_phy *phy,
struct elink_params *params)
{
u16 bank, i = 0;
struct elink_dev *cb = params->cb;
for (bank = MDIO_REG_BANK_RX0, i = 0; bank <= MDIO_REG_BANK_RX3;
bank += (MDIO_REG_BANK_RX1-MDIO_REG_BANK_RX0), i++) {
CL22_WR_OVER_CL45(cb, phy,
bank,
MDIO_RX0_RX_EQ_BOOST,
phy->rx_preemphasis[i]);
}
for (bank = MDIO_REG_BANK_TX0, i = 0; bank <= MDIO_REG_BANK_TX3;
bank += (MDIO_REG_BANK_TX1 - MDIO_REG_BANK_TX0), i++) {
CL22_WR_OVER_CL45(cb, phy,
bank,
MDIO_TX0_TX_DRIVER,
phy->tx_preemphasis[i]);
}
}
static elink_status_t
elink_xgxs_config_init(struct elink_phy *phy, struct elink_params *params,
struct elink_vars *vars)
{
#ifdef ELINK_DEBUG
struct elink_dev *cb = params->cb;
#endif
u8 enable_cl73 = (ELINK_SINGLE_MEDIA_DIRECT(params) ||
(params->loopback_mode == ELINK_LOOPBACK_XGXS));
if (!(vars->phy_flags & PHY_SGMII_FLAG)) {
if (ELINK_SINGLE_MEDIA_DIRECT(params) &&
(params->feature_config_flags &
ELINK_FEATURE_CONFIG_OVERRIDE_PREEMPHASIS_ENABLED))
elink_set_preemphasis(phy, params);
if (vars->line_speed != ELINK_SPEED_AUTO_NEG ||
(ELINK_SINGLE_MEDIA_DIRECT(params) &&
params->loopback_mode == ELINK_LOOPBACK_EXT)) {
ELINK_DEBUG_P0(cb, "not SGMII, no AN\n");
elink_set_autoneg(phy, params, vars, 0);
elink_program_serdes(phy, params, vars);
} else {
ELINK_DEBUG_P0(cb, "not SGMII, AN\n");
elink_set_brcm_cl37_advertisement(phy, params);
elink_set_ieee_aneg_advertisement(phy, params,
vars->ieee_fc);
elink_set_autoneg(phy, params, vars, enable_cl73);
elink_restart_autoneg(phy, params, enable_cl73);
}
} else {
ELINK_DEBUG_P0(cb, "SGMII\n");
elink_initialize_sgmii_process(phy, params, vars);
}
return (ELINK_STATUS_OK);
}
static elink_status_t elink_prepare_xgxs(struct elink_phy *phy,
struct elink_params *params,
struct elink_vars *vars)
{
elink_status_t rc;
vars->phy_flags |= PHY_XGXS_FLAG;
if ((phy->req_line_speed &&
((phy->req_line_speed == ELINK_SPEED_100) ||
(phy->req_line_speed == ELINK_SPEED_10))) ||
(!phy->req_line_speed &&
(phy->speed_cap_mask >=
PORT_HW_CFG_SPEED_CAPABILITY_D0_10M_FULL) &&
(phy->speed_cap_mask <
PORT_HW_CFG_SPEED_CAPABILITY_D0_1G)) ||
(phy->type == PORT_HW_CFG_SERDES_EXT_PHY_TYPE_DIRECT_SD))
vars->phy_flags |= PHY_SGMII_FLAG;
else
vars->phy_flags &= ~PHY_SGMII_FLAG;
elink_calc_ieee_aneg_adv(phy, params, &vars->ieee_fc);
elink_set_aer_mmd(params, phy);
if (phy->type == PORT_HW_CFG_XGXS_EXT_PHY_TYPE_DIRECT)
elink_set_master_ln(params, phy);
rc = elink_reset_unicore(params, phy, 0);
if (rc != ELINK_STATUS_OK)
return rc;
elink_set_aer_mmd(params, phy);
if (phy->type == PORT_HW_CFG_XGXS_EXT_PHY_TYPE_DIRECT) {
elink_set_master_ln(params, phy);
elink_set_swap_lanes(params, phy);
}
return rc;
}
#endif
#endif
#ifndef EXCLUDE_NON_COMMON_INIT
#ifndef ELINK_EMUL_ONLY
static u16 elink_wait_reset_complete(struct elink_dev *cb,
struct elink_phy *phy,
struct elink_params *params)
{
u16 cnt, ctrl;
for (cnt = 0; cnt < 1000; cnt++) {
#ifndef EXCLUDE_BCM54618SE
if (phy->type == PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM54618SE)
elink_cl22_read(cb, phy,
MDIO_PMA_REG_CTRL, &ctrl);
else
#endif
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_CTRL, &ctrl);
if (!(ctrl & (1<<15)))
break;
MSLEEP(cb, 1);
}
if (cnt == 1000)
elink_cb_event_log(cb, ELINK_LOG_ID_PHY_UNINITIALIZED, params->port);
ELINK_DEBUG_P2(cb, "control reg 0x%x (after %d ms)\n", ctrl, cnt);
return cnt;
}
#endif
static void elink_link_int_enable(struct elink_params *params)
{
u8 port = params->port;
u32 mask;
struct elink_dev *cb = params->cb;
if (CHIP_IS_E3(params->chip_id)) {
mask = ELINK_NIG_MASK_XGXS0_LINK_STATUS;
if (!(ELINK_SINGLE_MEDIA_DIRECT(params)))
mask |= ELINK_NIG_MASK_MI_INT;
} else if (params->switch_cfg == ELINK_SWITCH_CFG_10G) {
mask = (ELINK_NIG_MASK_XGXS0_LINK10G |
ELINK_NIG_MASK_XGXS0_LINK_STATUS);
ELINK_DEBUG_P0(cb, "enabled XGXS interrupt\n");
if (!(ELINK_SINGLE_MEDIA_DIRECT(params)) &&
params->phy[ELINK_INT_PHY].type !=
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_FAILURE) {
mask |= ELINK_NIG_MASK_MI_INT;
ELINK_DEBUG_P0(cb, "enabled external phy int\n");
}
} else {
mask = ELINK_NIG_MASK_SERDES0_LINK_STATUS;
ELINK_DEBUG_P0(cb, "enabled SerDes interrupt\n");
if (!(ELINK_SINGLE_MEDIA_DIRECT(params)) &&
params->phy[ELINK_INT_PHY].type !=
PORT_HW_CFG_SERDES_EXT_PHY_TYPE_NOT_CONN) {
mask |= ELINK_NIG_MASK_MI_INT;
ELINK_DEBUG_P0(cb, "enabled external phy int\n");
}
}
elink_bits_en(cb,
NIG_REG_MASK_INTERRUPT_PORT0 + port*4,
mask);
ELINK_DEBUG_P3(cb, "port %x, is_xgxs %x, int_status 0x%x\n", port,
(params->switch_cfg == ELINK_SWITCH_CFG_10G),
REG_RD(cb, NIG_REG_STATUS_INTERRUPT_PORT0 + port*4));
ELINK_DEBUG_P3(cb, " int_mask 0x%x, MI_INT %x, SERDES_LINK %x\n",
REG_RD(cb, NIG_REG_MASK_INTERRUPT_PORT0 + port*4),
REG_RD(cb, NIG_REG_EMAC0_STATUS_MISC_MI_INT + port*0x18),
REG_RD(cb, NIG_REG_SERDES0_STATUS_LINK_STATUS+port*0x3c));
ELINK_DEBUG_P2(cb, " 10G %x, XGXS_LINK %x\n",
REG_RD(cb, NIG_REG_XGXS0_STATUS_LINK10G + port*0x68),
REG_RD(cb, NIG_REG_XGXS0_STATUS_LINK_STATUS + port*0x68));
}
static void elink_rearm_latch_signal(struct elink_dev *cb, u8 port,
u8 exp_mi_int)
{
u32 latch_status = 0;
latch_status = REG_RD(cb,
NIG_REG_LATCH_STATUS_0 + port*8);
ELINK_DEBUG_P1(cb, "latch_status = 0x%x\n", latch_status);
if (exp_mi_int)
elink_bits_en(cb,
NIG_REG_STATUS_INTERRUPT_PORT0
+ port*4,
ELINK_NIG_STATUS_EMAC0_MI_INT);
else
elink_bits_dis(cb,
NIG_REG_STATUS_INTERRUPT_PORT0
+ port*4,
ELINK_NIG_STATUS_EMAC0_MI_INT);
if (latch_status & 1) {
REG_WR(cb, NIG_REG_LATCH_STATUS_0 + port*8,
(latch_status & 0xfffe) | (latch_status & 1));
}
}
static void elink_link_int_ack(struct elink_params *params,
struct elink_vars *vars, u8 is_10g_plus)
{
struct elink_dev *cb = params->cb;
u8 port = params->port;
u32 mask;
elink_bits_dis(cb, NIG_REG_STATUS_INTERRUPT_PORT0 + port*4,
(ELINK_NIG_STATUS_XGXS0_LINK10G |
ELINK_NIG_STATUS_XGXS0_LINK_STATUS |
ELINK_NIG_STATUS_SERDES0_LINK_STATUS));
if (vars->phy_link_up) {
if (ELINK_USES_WARPCORE(params->chip_id))
mask = ELINK_NIG_STATUS_XGXS0_LINK_STATUS;
else {
if (is_10g_plus)
mask = ELINK_NIG_STATUS_XGXS0_LINK10G;
else if (params->switch_cfg == ELINK_SWITCH_CFG_10G) {
u32 ser_lane =
((params->lane_config &
PORT_HW_CFG_LANE_SWAP_CFG_MASTER_MASK) >>
PORT_HW_CFG_LANE_SWAP_CFG_MASTER_SHIFT);
mask = ((1 << ser_lane) <<
ELINK_NIG_STATUS_XGXS0_LINK_STATUS_SIZE);
} else
mask = ELINK_NIG_STATUS_SERDES0_LINK_STATUS;
}
ELINK_DEBUG_P1(cb, "Ack link up interrupt with mask 0x%x\n",
mask);
elink_bits_en(cb,
NIG_REG_STATUS_INTERRUPT_PORT0 + port*4,
mask);
}
}
#if !defined(ELINK_EMUL_ONLY) && (!defined(EXCLUDE_BCM8727_BCM8073) || !defined(EXCLUDE_SFX7101) || !defined(EXCLUDE_BCM8705) || !defined(EXCLUDE_BCM87x6))
static elink_status_t
elink_format_ver(u32 num, u8 *str, u16 *len)
{
#ifdef ELINK_ENHANCEMENTS
u8 *str_ptr = str;
u32 mask = 0xf0000000;
u8 shift = 8*4;
u8 digit;
u8 remove_leading_zeros = 1;
if (*len < 10) {
*str_ptr = '\0';
(*len)--;
return ELINK_STATUS_ERROR;
}
while (shift > 0) {
shift -= 4;
digit = ((num & mask) >> shift);
if (digit == 0 && remove_leading_zeros) {
mask = mask >> 4;
continue;
} else if (digit < 0xa)
*str_ptr = digit + '0';
else
*str_ptr = digit - 0xa + 'a';
remove_leading_zeros = 0;
str_ptr++;
(*len)--;
mask = mask >> 4;
if (shift == 4*4) {
*str_ptr = '.';
str_ptr++;
(*len)--;
remove_leading_zeros = 1;
}
}
#endif
return ELINK_STATUS_OK;
}
#endif
#ifndef EXCLUDE_BCM8705
static elink_status_t
elink_null_format_ver(u32 spirom_ver, u8 *str, u16 *len)
{
#ifdef ELINK_ENHANCEMENTS
str[0] = '\0';
(*len)--;
#endif
return ELINK_STATUS_OK;
}
#endif
#ifdef ELINK_ENHANCEMENTS
elink_status_t elink_get_ext_phy_fw_version(struct elink_params *params, u8 *version,
u16 len)
{
struct elink_dev *cb;
u32 spirom_ver = 0;
elink_status_t status = ELINK_STATUS_OK;
u8 *ver_p = version;
u16 remain_len = len;
if (version == NULL || params == NULL)
return ELINK_STATUS_ERROR;
cb = params->cb;
version[0] = '\0';
spirom_ver = REG_RD(cb, params->phy[ELINK_EXT_PHY1].ver_addr);
if (params->phy[ELINK_EXT_PHY1].format_fw_ver) {
status |= params->phy[ELINK_EXT_PHY1].format_fw_ver(spirom_ver,
ver_p,
&remain_len);
ver_p += (len - remain_len);
}
if ((params->num_phys == ELINK_MAX_PHYS) &&
(params->phy[ELINK_EXT_PHY2].ver_addr != 0)) {
spirom_ver = REG_RD(cb, params->phy[ELINK_EXT_PHY2].ver_addr);
if (params->phy[ELINK_EXT_PHY2].format_fw_ver) {
*ver_p = '/';
ver_p++;
remain_len--;
status |= params->phy[ELINK_EXT_PHY2].format_fw_ver(
spirom_ver,
ver_p,
&remain_len);
ver_p = version + (len - remain_len);
}
}
*ver_p = '\0';
return status;
}
#endif
#ifndef EXCLUDE_XGXS
static void elink_set_xgxs_loopback(struct elink_phy *phy,
struct elink_params *params)
{
#ifdef ELINK_INCLUDE_LOOPBACK
u8 port = params->port;
struct elink_dev *cb = params->cb;
if (phy->req_line_speed != ELINK_SPEED_1000) {
u32 md_devad = 0;
ELINK_DEBUG_P0(cb, "XGXS 10G loopback enable\n");
if (!CHIP_IS_E3(params->chip_id)) {
md_devad = REG_RD(cb, (NIG_REG_XGXS0_CTRL_MD_DEVAD +
port*0x18));
REG_WR(cb, NIG_REG_XGXS0_CTRL_MD_DEVAD + port*0x18,
0x5);
}
elink_cl45_write(cb, phy,
5,
(MDIO_REG_BANK_AER_BLOCK +
(MDIO_AER_BLOCK_AER_REG & 0xf)),
0x2800);
elink_cl45_write(cb, phy,
5,
(MDIO_REG_BANK_CL73_IEEEB0 +
(MDIO_CL73_IEEEB0_CL73_AN_CONTROL & 0xf)),
0x6041);
MSLEEP(cb, 200);
elink_set_aer_mmd(params, phy);
if (!CHIP_IS_E3(params->chip_id)) {
REG_WR(cb, NIG_REG_XGXS0_CTRL_MD_DEVAD + port*0x18,
md_devad);
}
} else {
u16 mii_ctrl;
ELINK_DEBUG_P0(cb, "XGXS 1G loopback enable\n");
elink_cl45_read(cb, phy, 5,
(MDIO_REG_BANK_COMBO_IEEE0 +
(MDIO_COMBO_IEEE0_MII_CONTROL & 0xf)),
&mii_ctrl);
elink_cl45_write(cb, phy, 5,
(MDIO_REG_BANK_COMBO_IEEE0 +
(MDIO_COMBO_IEEE0_MII_CONTROL & 0xf)),
mii_ctrl |
MDIO_COMBO_IEEO_MII_CONTROL_LOOPBACK);
}
#endif
}
#endif
elink_status_t elink_set_led(struct elink_params *params,
struct elink_vars *vars, u8 mode, u32 speed)
{
u8 port = params->port;
u16 hw_led_mode = params->hw_led_mode;
elink_status_t rc = ELINK_STATUS_OK;
u8 phy_idx;
u32 tmp;
u32 emac_base = port ? GRCBASE_EMAC1 : GRCBASE_EMAC0;
struct elink_dev *cb = params->cb;
ELINK_DEBUG_P2(cb, "elink_set_led: port %x, mode %d\n", port, mode);
ELINK_DEBUG_P2(cb, "speed 0x%x, hw_led_mode 0x%x\n",
speed, hw_led_mode);
for (phy_idx = ELINK_EXT_PHY1; phy_idx < ELINK_MAX_PHYS; phy_idx++) {
if (params->phy[phy_idx].set_link_led) {
params->phy[phy_idx].set_link_led(
¶ms->phy[phy_idx], params, mode);
}
}
#ifdef ELINK_INCLUDE_EMUL
if (params->feature_config_flags &
ELINK_FEATURE_CONFIG_EMUL_DISABLE_EMAC)
return rc;
#endif
switch (mode) {
case ELINK_LED_MODE_FRONT_PANEL_OFF:
case ELINK_LED_MODE_OFF:
REG_WR(cb, NIG_REG_LED_10G_P0 + port*4, 0);
REG_WR(cb, NIG_REG_LED_MODE_P0 + port*4,
SHARED_HW_CFG_LED_MAC1);
tmp = EMAC_RD(cb, EMAC_REG_EMAC_LED);
if (params->phy[ELINK_EXT_PHY1].type ==
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM54618SE)
tmp &= ~(EMAC_LED_1000MB_OVERRIDE |
EMAC_LED_100MB_OVERRIDE |
EMAC_LED_10MB_OVERRIDE);
else
tmp |= EMAC_LED_OVERRIDE;
EMAC_WR(cb, EMAC_REG_EMAC_LED, tmp);
break;
case ELINK_LED_MODE_OPER:
if (!vars->link_up)
break;
case ELINK_LED_MODE_ON:
if (((params->phy[ELINK_EXT_PHY1].type ==
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727) ||
(params->phy[ELINK_EXT_PHY1].type ==
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8722)) &&
CHIP_IS_E2(params->chip_id) && params->num_phys == 2) {
if (mode == ELINK_LED_MODE_ON ||
speed == ELINK_SPEED_10000){
REG_WR(cb, NIG_REG_LED_MODE_P0 + port*4, 0);
REG_WR(cb, NIG_REG_LED_10G_P0 + port*4, 1);
tmp = EMAC_RD(cb, EMAC_REG_EMAC_LED);
EMAC_WR(cb, EMAC_REG_EMAC_LED,
(tmp | EMAC_LED_OVERRIDE));
if (mode == ELINK_LED_MODE_ON)
return rc;
}
} else if (ELINK_SINGLE_MEDIA_DIRECT(params)) {
if ((!CHIP_IS_E3(params->chip_id)) ||
(CHIP_IS_E3(params->chip_id) &&
mode == ELINK_LED_MODE_ON))
REG_WR(cb, NIG_REG_LED_10G_P0 + port*4, 1);
if (CHIP_IS_E1X(params->chip_id) ||
CHIP_IS_E2(params->chip_id) ||
(mode == ELINK_LED_MODE_ON))
REG_WR(cb, NIG_REG_LED_MODE_P0 + port*4, 0);
else
REG_WR(cb, NIG_REG_LED_MODE_P0 + port*4,
hw_led_mode);
} else if ((params->phy[ELINK_EXT_PHY1].type ==
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM54618SE) &&
(mode == ELINK_LED_MODE_ON)) {
REG_WR(cb, NIG_REG_LED_MODE_P0 + port*4, 0);
tmp = EMAC_RD(cb, EMAC_REG_EMAC_LED);
EMAC_WR(cb, EMAC_REG_EMAC_LED, tmp |
EMAC_LED_OVERRIDE | EMAC_LED_1000MB_OVERRIDE);
break;
} else {
u32 nig_led_mode = ((params->hw_led_mode <<
SHARED_HW_CFG_LED_MODE_SHIFT) ==
SHARED_HW_CFG_LED_EXTPHY2) ?
(SHARED_HW_CFG_LED_PHY1 >>
SHARED_HW_CFG_LED_MODE_SHIFT) : hw_led_mode;
REG_WR(cb, NIG_REG_LED_MODE_P0 + port*4,
nig_led_mode);
}
REG_WR(cb, NIG_REG_LED_CONTROL_OVERRIDE_TRAFFIC_P0 + port*4, 0);
if (CHIP_IS_E3(params->chip_id))
REG_WR(cb, NIG_REG_LED_CONTROL_BLINK_RATE_P0 + port*4,
LED_BLINK_RATE_VAL_E3);
else
REG_WR(cb, NIG_REG_LED_CONTROL_BLINK_RATE_P0 + port*4,
LED_BLINK_RATE_VAL_E1X_E2);
REG_WR(cb, NIG_REG_LED_CONTROL_BLINK_RATE_ENA_P0 +
port*4, 1);
tmp = EMAC_RD(cb, EMAC_REG_EMAC_LED);
EMAC_WR(cb, EMAC_REG_EMAC_LED,
(tmp & (~EMAC_LED_OVERRIDE)));
#ifndef ELINK_AUX_POWER
if (CHIP_IS_E1(params->chip_id) &&
((speed == ELINK_SPEED_2500) ||
(speed == ELINK_SPEED_1000) ||
(speed == ELINK_SPEED_100) ||
(speed == ELINK_SPEED_10))) {
REG_WR(cb, NIG_REG_LED_CONTROL_OVERRIDE_TRAFFIC_P0
+ port*4, 1);
REG_WR(cb, NIG_REG_LED_CONTROL_TRAFFIC_P0 +
port*4, 0);
REG_WR(cb, NIG_REG_LED_CONTROL_BLINK_TRAFFIC_P0 +
port*4, 1);
}
#endif
break;
default:
rc = ELINK_STATUS_ERROR;
ELINK_DEBUG_P1(cb, "elink_set_led: Invalid led mode %d\n",
mode);
break;
}
return rc;
}
#endif
#ifdef ELINK_ENHANCEMENTS
elink_status_t elink_test_link(struct elink_params *params, struct elink_vars *vars,
u8 is_serdes)
{
struct elink_dev *cb = params->cb;
u16 gp_status = 0, phy_index = 0;
u8 ext_phy_link_up = 0, serdes_phy_type;
struct elink_vars temp_vars;
struct elink_phy *int_phy = ¶ms->phy[ELINK_INT_PHY];
#ifdef ELINK_INCLUDE_FPGA
if (CHIP_REV_IS_FPGA(params->chip_id))
return ELINK_STATUS_OK;
#endif
#ifdef ELINK_INCLUDE_EMUL
if (CHIP_REV_IS_EMUL(params->chip_id))
return ELINK_STATUS_OK;
#endif
if (CHIP_IS_E3(params->chip_id)) {
u16 link_up;
if (params->req_line_speed[ELINK_LINK_CONFIG_IDX(ELINK_INT_PHY)]
> ELINK_SPEED_10000) {
elink_cl45_read(cb, int_phy, MDIO_WC_DEVAD,
1, &link_up);
elink_cl45_read(cb, int_phy, MDIO_WC_DEVAD,
1, &link_up);
link_up &= (1<<2);
} else {
u8 lane = elink_get_warpcore_lane(int_phy, params);
elink_cl45_read(cb, int_phy, MDIO_WC_DEVAD,
MDIO_WC_REG_GP2_STATUS_GP_2_1,
&gp_status);
gp_status = ((gp_status >> 8) & 0xf) |
((gp_status >> 12) & 0xf);
link_up = gp_status & (1 << lane);
}
if (!link_up)
return ELINK_STATUS_NO_LINK;
} else {
CL22_RD_OVER_CL45(cb, int_phy,
MDIO_REG_BANK_GP_STATUS,
MDIO_GP_STATUS_TOP_AN_STATUS1,
&gp_status);
if (!(gp_status & MDIO_GP_STATUS_TOP_AN_STATUS1_LINK_STATUS))
return ELINK_STATUS_NO_LINK;
}
if (params->loopback_mode == ELINK_LOOPBACK_XGXS)
return ELINK_STATUS_OK;
switch (params->num_phys) {
case 1:
return ELINK_STATUS_OK;
case 2:
ext_phy_link_up = params->phy[ELINK_EXT_PHY1].read_status(
¶ms->phy[ELINK_EXT_PHY1],
params, &temp_vars);
break;
case 3:
for (phy_index = ELINK_EXT_PHY1; phy_index < params->num_phys;
phy_index++) {
serdes_phy_type = ((params->phy[phy_index].media_type ==
ELINK_ETH_PHY_SFPP_10G_FIBER) ||
(params->phy[phy_index].media_type ==
ELINK_ETH_PHY_SFP_1G_FIBER) ||
(params->phy[phy_index].media_type ==
ELINK_ETH_PHY_XFP_FIBER) ||
(params->phy[phy_index].media_type ==
ELINK_ETH_PHY_DA_TWINAX));
if (is_serdes != serdes_phy_type)
continue;
if (params->phy[phy_index].read_status) {
ext_phy_link_up |=
params->phy[phy_index].read_status(
¶ms->phy[phy_index],
params, &temp_vars);
}
}
break;
}
if (ext_phy_link_up)
return ELINK_STATUS_OK;
return ELINK_STATUS_NO_LINK;
}
#endif
#ifndef EXCLUDE_NON_COMMON_INIT
static elink_status_t elink_link_initialize(struct elink_params *params,
struct elink_vars *vars)
{
u8 phy_index, non_ext_phy;
struct elink_dev *cb = params->cb;
vars->line_speed = params->phy[ELINK_INT_PHY].req_line_speed;
#ifndef EXCLUDE_XGXS
if (!ELINK_USES_WARPCORE(params->chip_id))
elink_prepare_xgxs(¶ms->phy[ELINK_INT_PHY], params, vars);
#endif
non_ext_phy = (ELINK_SINGLE_MEDIA_DIRECT(params) ||
(params->loopback_mode == ELINK_LOOPBACK_XGXS));
if (non_ext_phy ||
(params->phy[ELINK_EXT_PHY1].flags & ELINK_FLAGS_INIT_XGXS_FIRST) ||
(params->loopback_mode == ELINK_LOOPBACK_EXT_PHY)) {
struct elink_phy *phy = ¶ms->phy[ELINK_INT_PHY];
#ifndef EXCLUDE_XGXS
if (vars->line_speed == ELINK_SPEED_AUTO_NEG &&
(CHIP_IS_E1X(params->chip_id) ||
CHIP_IS_E2(params->chip_id)))
elink_set_parallel_detection(phy, params);
#endif
if (params->phy[ELINK_INT_PHY].config_init)
params->phy[ELINK_INT_PHY].config_init(phy, params, vars);
}
vars->line_speed = params->phy[ELINK_INT_PHY].req_line_speed;
if (non_ext_phy) {
if (params->phy[ELINK_INT_PHY].supported &
ELINK_SUPPORTED_FIBRE)
vars->link_status |= LINK_STATUS_SERDES_LINK;
} else {
for (phy_index = ELINK_EXT_PHY1; phy_index < params->num_phys;
phy_index++) {
if (params->phy[phy_index].supported &
ELINK_SUPPORTED_FIBRE)
vars->link_status |= LINK_STATUS_SERDES_LINK;
if (phy_index == ELINK_EXT_PHY2 &&
(elink_phy_selection(params) ==
PORT_HW_CFG_PHY_SELECTION_FIRST_PHY)) {
ELINK_DEBUG_P0(cb,
"Not initializing second phy\n");
continue;
}
params->phy[phy_index].config_init(
¶ms->phy[phy_index],
params, vars);
}
}
elink_bits_dis(cb, NIG_REG_STATUS_INTERRUPT_PORT0 +
params->port*4,
(ELINK_NIG_STATUS_XGXS0_LINK10G |
ELINK_NIG_STATUS_XGXS0_LINK_STATUS |
ELINK_NIG_STATUS_SERDES0_LINK_STATUS |
ELINK_NIG_MASK_MI_INT));
return ELINK_STATUS_OK;
}
#ifndef EXCLUDE_XGXS
static void elink_int_link_reset(struct elink_phy *phy,
struct elink_params *params)
{
#ifndef EXCLUDE_LINK_RESET
REG_WR(params->cb, GRCBASE_MISC + MISC_REGISTERS_RESET_REG_3_CLEAR,
(0x1ff << (params->port*16)));
#endif
}
#endif
#if (!defined ELINK_EMUL_ONLY) && ((!defined EXCLUDE_BCM87x6) || (!defined EXCLUDE_SFX7101) || (!defined EXCLUDE_BCM8705))
static void elink_common_ext_link_reset(struct elink_phy *phy,
struct elink_params *params)
{
#ifndef EXCLUDE_LINK_RESET
struct elink_dev *cb = params->cb;
u8 gpio_port;
if (CHIP_IS_E2(params->chip_id))
gpio_port = PATH_ID(cb);
else
gpio_port = params->port;
ELINK_SET_GPIO(cb, MISC_REGISTERS_GPIO_1,
MISC_REGISTERS_GPIO_OUTPUT_LOW,
gpio_port);
ELINK_SET_GPIO(cb, MISC_REGISTERS_GPIO_2,
MISC_REGISTERS_GPIO_OUTPUT_LOW,
gpio_port);
ELINK_DEBUG_P0(cb, "reset external PHY\n");
#endif
}
#endif
static elink_status_t elink_update_link_down(struct elink_params *params,
struct elink_vars *vars)
{
struct elink_dev *cb = params->cb;
u8 port = params->port;
ELINK_DEBUG_P1(cb, "Port %x: Link is down\n", port);
elink_set_led(params, vars, ELINK_LED_MODE_OFF, 0);
vars->phy_flags &= ~PHY_PHYSICAL_LINK_FLAG;
vars->mac_type = ELINK_MAC_TYPE_NONE;
vars->link_status &= ~ELINK_LINK_UPDATE_MASK;
vars->line_speed = 0;
elink_update_mng(params, vars->link_status);
REG_WR(cb, NIG_REG_EGRESS_DRAIN0_MODE + port*4, 1);
if (!CHIP_IS_E3(params->chip_id))
REG_WR(cb, NIG_REG_NIG_EMAC0_EN + port*4, 0);
MSLEEP(cb, 10);
#if !defined(EXCLUDE_BMAC2) && !defined(EXCLUDE_BMAC1)
if (CHIP_IS_E1X(params->chip_id) ||
CHIP_IS_E2(params->chip_id))
elink_set_bmac_rx(cb, params->chip_id, params->port, 0);
#endif
#ifndef EXCLUDE_WARPCORE
if (CHIP_IS_E3(params->chip_id)) {
REG_WR(cb, MISC_REG_CPMU_LP_FW_ENABLE_P0 + (params->port << 2),
0);
REG_WR(cb, MISC_REG_CPMU_LP_MASK_ENT_P0 + (params->port << 2),
0);
vars->eee_status &= ~(SHMEM_EEE_LP_ADV_STATUS_MASK |
SHMEM_EEE_ACTIVE_BIT);
elink_update_mng_eee(params, vars->eee_status);
elink_set_xmac_rxtx(params, 0);
elink_set_umac_rxtx(params, 0);
}
#endif
return ELINK_STATUS_OK;
}
static elink_status_t elink_update_link_up(struct elink_params *params,
struct elink_vars *vars,
u8 link_10g)
{
struct elink_dev *cb = params->cb;
u8 phy_idx, port = params->port;
elink_status_t rc = ELINK_STATUS_OK;
vars->link_status |= (LINK_STATUS_LINK_UP |
LINK_STATUS_PHYSICAL_LINK_FLAG);
vars->phy_flags |= PHY_PHYSICAL_LINK_FLAG;
if (vars->flow_ctrl & ELINK_FLOW_CTRL_TX)
vars->link_status |=
LINK_STATUS_TX_FLOW_CONTROL_ENABLED;
if (vars->flow_ctrl & ELINK_FLOW_CTRL_RX)
vars->link_status |=
LINK_STATUS_RX_FLOW_CONTROL_ENABLED;
#ifndef EXCLUDE_WARPCORE
if (ELINK_USES_WARPCORE(params->chip_id)) {
if (link_10g) {
if (elink_xmac_enable(params, vars, 0) ==
ELINK_STATUS_NO_LINK) {
ELINK_DEBUG_P0(cb, "Found errors on XMAC\n");
vars->link_up = 0;
vars->phy_flags |= PHY_HALF_OPEN_CONN_FLAG;
vars->link_status &= ~LINK_STATUS_LINK_UP;
}
} else
elink_umac_enable(params, vars, 0);
elink_set_led(params, vars,
ELINK_LED_MODE_OPER, vars->line_speed);
if ((vars->eee_status & SHMEM_EEE_ACTIVE_BIT) &&
(vars->eee_status & SHMEM_EEE_LPI_REQUESTED_BIT)) {
ELINK_DEBUG_P0(cb, "Enabling LPI assertion\n");
REG_WR(cb, MISC_REG_CPMU_LP_FW_ENABLE_P0 +
(params->port << 2), 1);
REG_WR(cb, MISC_REG_CPMU_LP_DR_ENABLE, 1);
REG_WR(cb, MISC_REG_CPMU_LP_MASK_ENT_P0 +
(params->port << 2), 0xfc20);
}
}
#endif
#ifndef EXCLUDE_XGXS
if ((CHIP_IS_E1X(params->chip_id) ||
CHIP_IS_E2(params->chip_id))) {
if (link_10g) {
if (elink_bmac_enable(params, vars, 0, 1) ==
ELINK_STATUS_NO_LINK) {
ELINK_DEBUG_P0(cb, "Found errors on BMAC\n");
vars->link_up = 0;
vars->phy_flags |= PHY_HALF_OPEN_CONN_FLAG;
vars->link_status &= ~LINK_STATUS_LINK_UP;
}
elink_set_led(params, vars,
ELINK_LED_MODE_OPER, ELINK_SPEED_10000);
} else {
rc = elink_emac_program(params, vars);
elink_emac_enable(params, vars, 0);
if ((vars->link_status &
LINK_STATUS_AUTO_NEGOTIATE_COMPLETE)
&& (!(vars->phy_flags & PHY_SGMII_FLAG)) &&
ELINK_SINGLE_MEDIA_DIRECT(params))
elink_set_gmii_tx_driver(params);
}
}
#endif
#ifndef ELINK_AUX_POWER
if (CHIP_IS_E1X(params->chip_id))
rc |= elink_pbf_update(params, vars->flow_ctrl,
vars->line_speed);
#endif
REG_WR(cb, NIG_REG_EGRESS_DRAIN0_MODE + port*4, 0);
elink_update_mng(params, vars->link_status);
#ifndef EXCLUDE_WARPCORE
elink_update_mng_eee(params, vars->eee_status);
#endif
for (phy_idx = ELINK_INT_PHY; phy_idx < ELINK_MAX_PHYS; phy_idx++) {
if (params->phy[phy_idx].flags & ELINK_FLAGS_TX_ERROR_CHECK) {
elink_check_half_open_conn(params, vars, 0);
break;
}
}
MSLEEP(cb, 20);
return rc;
}
static void elink_chng_link_count(struct elink_params *params, u8 clear)
{
struct elink_dev *cb = params->cb;
u32 addr, val;
if (!(SHMEM2_HAS(cb, params->shmem2_base, link_change_count)))
return;
addr = params->shmem2_base +
OFFSETOF(struct shmem2_region, link_change_count[params->port]);
if (clear)
val = 0;
else
val = REG_RD(cb, addr) + 1;
REG_WR(cb, addr, val);
}
elink_status_t elink_link_update(struct elink_params *params, struct elink_vars *vars)
{
struct elink_dev *cb = params->cb;
struct elink_vars phy_vars[ELINK_MAX_PHYS];
u8 port = params->port;
u8 link_10g_plus, phy_index;
u32 prev_link_status = vars->link_status;
u8 ext_phy_link_up = 0, cur_link_up;
elink_status_t rc = ELINK_STATUS_OK;
u16 ext_phy_line_speed = 0, prev_line_speed = vars->line_speed;
u8 active_external_phy = ELINK_INT_PHY;
vars->phy_flags &= ~PHY_HALF_OPEN_CONN_FLAG;
vars->link_status &= ~ELINK_LINK_UPDATE_MASK;
for (phy_index = ELINK_INT_PHY; phy_index < params->num_phys;
phy_index++) {
phy_vars[phy_index].flow_ctrl = 0;
phy_vars[phy_index].link_status = 0;
phy_vars[phy_index].line_speed = 0;
phy_vars[phy_index].duplex = DUPLEX_FULL;
phy_vars[phy_index].phy_link_up = 0;
phy_vars[phy_index].link_up = 0;
phy_vars[phy_index].fault_detected = 0;
phy_vars[phy_index].eee_status = vars->eee_status;
}
if (ELINK_USES_WARPCORE(params->chip_id))
elink_set_aer_mmd(params, ¶ms->phy[ELINK_INT_PHY]);
ELINK_DEBUG_P3(cb, "port %x, XGXS?%x, int_status 0x%x\n",
port, (vars->phy_flags & PHY_XGXS_FLAG),
REG_RD(cb, NIG_REG_STATUS_INTERRUPT_PORT0 + port*4));
ELINK_DEBUG_P3(cb, "int_mask 0x%x MI_INT %x, SERDES_LINK %x\n",
REG_RD(cb, NIG_REG_MASK_INTERRUPT_PORT0 + port*4),
REG_RD(cb, NIG_REG_EMAC0_STATUS_MISC_MI_INT + port*0x18) > 0,
REG_RD(cb, NIG_REG_SERDES0_STATUS_LINK_STATUS + port*0x3c));
ELINK_DEBUG_P2(cb, " 10G %x, XGXS_LINK %x\n",
REG_RD(cb, NIG_REG_XGXS0_STATUS_LINK10G + port*0x68),
REG_RD(cb, NIG_REG_XGXS0_STATUS_LINK_STATUS + port*0x68));
if (!CHIP_IS_E3(params->chip_id))
REG_WR(cb, NIG_REG_NIG_EMAC0_EN + port*4, 0);
for (phy_index = ELINK_EXT_PHY1; phy_index < params->num_phys;
phy_index++) {
struct elink_phy *phy = ¶ms->phy[phy_index];
if (!phy->read_status)
continue;
cur_link_up = phy->read_status(phy, params,
&phy_vars[phy_index]);
if (cur_link_up) {
ELINK_DEBUG_P1(cb, "phy in index %d link is up\n",
phy_index);
} else {
ELINK_DEBUG_P1(cb, "phy in index %d link is down\n",
phy_index);
continue;
}
if (!ext_phy_link_up) {
ext_phy_link_up = 1;
active_external_phy = phy_index;
} else {
switch (elink_phy_selection(params)) {
case PORT_HW_CFG_PHY_SELECTION_HARDWARE_DEFAULT:
case PORT_HW_CFG_PHY_SELECTION_FIRST_PHY_PRIORITY:
active_external_phy = ELINK_EXT_PHY1;
break;
case PORT_HW_CFG_PHY_SELECTION_SECOND_PHY_PRIORITY:
active_external_phy = ELINK_EXT_PHY2;
break;
default:
ELINK_DEBUG_P1(cb, "Invalid link indication"
"mpc=0x%x. DISABLING LINK !!!\n",
params->multi_phy_config);
ext_phy_link_up = 0;
break;
}
}
}
prev_line_speed = vars->line_speed;
if (params->phy[ELINK_INT_PHY].read_status)
params->phy[ELINK_INT_PHY].read_status(
¶ms->phy[ELINK_INT_PHY],
params, vars);
if (active_external_phy > ELINK_INT_PHY) {
vars->flow_ctrl = phy_vars[active_external_phy].flow_ctrl;
vars->link_status |= phy_vars[active_external_phy].link_status;
if (active_external_phy == ELINK_EXT_PHY1) {
if (params->phy[ELINK_EXT_PHY2].phy_specific_func) {
ELINK_DEBUG_P0(cb,
"Disabling TX on EXT_PHY2\n");
params->phy[ELINK_EXT_PHY2].phy_specific_func(
¶ms->phy[ELINK_EXT_PHY2],
params, ELINK_DISABLE_TX);
}
}
ext_phy_line_speed = phy_vars[active_external_phy].line_speed;
vars->duplex = phy_vars[active_external_phy].duplex;
if (params->phy[active_external_phy].supported &
ELINK_SUPPORTED_FIBRE)
vars->link_status |= LINK_STATUS_SERDES_LINK;
else
vars->link_status &= ~LINK_STATUS_SERDES_LINK;
vars->eee_status = phy_vars[active_external_phy].eee_status;
ELINK_DEBUG_P1(cb, "Active external phy selected: %x\n",
active_external_phy);
}
for (phy_index = ELINK_EXT_PHY1; phy_index < params->num_phys;
phy_index++) {
if (params->phy[phy_index].flags &
ELINK_FLAGS_REARM_LATCH_SIGNAL) {
elink_rearm_latch_signal(cb, port,
phy_index ==
active_external_phy);
break;
}
}
ELINK_DEBUG_P3(cb, "vars->flow_ctrl = 0x%x, vars->link_status = 0x%x,"
" ext_phy_line_speed = %d\n", vars->flow_ctrl,
vars->link_status, ext_phy_line_speed);
if (vars->phy_link_up) {
if (!(ELINK_SINGLE_MEDIA_DIRECT(params)) && ext_phy_link_up &&
(ext_phy_line_speed != vars->line_speed)) {
ELINK_DEBUG_P2(cb, "Internal link speed %d is"
" different than the external"
" link speed %d\n", vars->line_speed,
ext_phy_line_speed);
vars->phy_link_up = 0;
} else if (prev_line_speed != vars->line_speed) {
REG_WR(cb, NIG_REG_EGRESS_DRAIN0_MODE + params->port*4,
0);
MSLEEP(cb, 1);
}
}
link_10g_plus = (vars->line_speed >= ELINK_SPEED_10000);
elink_link_int_ack(params, vars, link_10g_plus);
if (!(ELINK_SINGLE_MEDIA_DIRECT(params))) {
ELINK_DEBUG_P3(cb, "ext_phy_link_up = %d, int_link_up = %d,"
" init_preceding = %d\n", ext_phy_link_up,
vars->phy_link_up,
params->phy[ELINK_EXT_PHY1].flags &
ELINK_FLAGS_INIT_XGXS_FIRST);
if (!(params->phy[ELINK_EXT_PHY1].flags &
ELINK_FLAGS_INIT_XGXS_FIRST)
&& ext_phy_link_up && !vars->phy_link_up) {
vars->line_speed = ext_phy_line_speed;
if (vars->line_speed < ELINK_SPEED_1000)
vars->phy_flags |= PHY_SGMII_FLAG;
else
vars->phy_flags &= ~PHY_SGMII_FLAG;
if (params->phy[ELINK_INT_PHY].config_init)
params->phy[ELINK_INT_PHY].config_init(
¶ms->phy[ELINK_INT_PHY], params,
vars);
}
}
vars->link_up = (vars->phy_link_up &&
(ext_phy_link_up ||
ELINK_SINGLE_MEDIA_DIRECT(params)) &&
(phy_vars[active_external_phy].fault_detected == 0));
if (params->feature_config_flags & ELINK_FEATURE_CONFIG_PFC_ENABLED)
vars->link_status |= LINK_STATUS_PFC_ENABLED;
else
vars->link_status &= ~LINK_STATUS_PFC_ENABLED;
if (vars->link_up)
rc = elink_update_link_up(params, vars, link_10g_plus);
else
rc = elink_update_link_down(params, vars);
if ((prev_link_status ^ vars->link_status) & LINK_STATUS_LINK_UP)
elink_chng_link_count(params, 0);
#ifndef ELINK_AUX_POWER
if (params->feature_config_flags & ELINK_FEATURE_CONFIG_BC_SUPPORTS_AFEX)
elink_cb_fw_command(cb, DRV_MSG_CODE_LINK_STATUS_CHANGED, 0);
#endif
return rc;
}
#endif
#ifndef ELINK_EMUL_ONLY
void elink_ext_phy_hw_reset(struct elink_dev *cb, u8 port)
{
ELINK_SET_GPIO(cb, MISC_REGISTERS_GPIO_1,
MISC_REGISTERS_GPIO_OUTPUT_LOW, port);
MSLEEP(cb, 1);
ELINK_SET_GPIO(cb, MISC_REGISTERS_GPIO_1,
MISC_REGISTERS_GPIO_OUTPUT_HIGH, port);
}
#if !defined(EXCLUDE_BCM8727_BCM8073) || !defined(EXCLUDE_SFX7101) || !defined(EXCLUDE_BCM8481) || !defined(EXCLUDE_BCM84833) || !defined(EXCLUDE_SFX7101) || !defined(EXCLUDE_BCM8705) || !defined(EXCLUDE_BCM87x6)
static void elink_save_spirom_version(struct elink_dev *cb, u8 port,
u32 spirom_ver, u32 ver_addr)
{
ELINK_DEBUG_P3(cb, "FW version 0x%x:0x%x for port %d\n",
(u16)(spirom_ver>>16), (u16)spirom_ver, port);
if (ver_addr)
REG_WR(cb, ver_addr, spirom_ver);
}
#if (!defined EXCLUDE_XGXS) && (!defined EXCLUDE_COMMON_INIT)
static void elink_save_bcm_spirom_ver(struct elink_dev *cb,
struct elink_phy *phy,
u8 port)
{
u16 fw_ver1, fw_ver2;
elink_cl45_read(cb, phy, MDIO_PMA_DEVAD,
MDIO_PMA_REG_ROM_VER1, &fw_ver1);
elink_cl45_read(cb, phy, MDIO_PMA_DEVAD,
MDIO_PMA_REG_ROM_VER2, &fw_ver2);
elink_save_spirom_version(cb, port, (u32)(fw_ver1<<16 | fw_ver2),
phy->ver_addr);
}
#endif
#ifndef EXCLUDE_NON_COMMON_INIT
static void elink_ext_phy_10G_an_resolve(struct elink_dev *cb,
struct elink_phy *phy,
struct elink_vars *vars)
{
u16 val;
elink_cl45_read(cb, phy,
MDIO_AN_DEVAD,
MDIO_AN_REG_STATUS, &val);
elink_cl45_read(cb, phy,
MDIO_AN_DEVAD,
MDIO_AN_REG_STATUS, &val);
if (val & (1<<5))
vars->link_status |= LINK_STATUS_AUTO_NEGOTIATE_COMPLETE;
if ((val & (1<<0)) == 0)
vars->link_status |= LINK_STATUS_PARALLEL_DETECTION_USED;
}
#endif
#endif
#ifndef EXCLUDE_BCM8727_BCM8073
#ifndef EXCLUDE_NON_COMMON_INIT
static void elink_8073_resolve_fc(struct elink_phy *phy,
struct elink_params *params,
struct elink_vars *vars)
{
struct elink_dev *cb = params->cb;
if (phy->req_line_speed == ELINK_SPEED_10 ||
phy->req_line_speed == ELINK_SPEED_100) {
vars->flow_ctrl = phy->req_flow_ctrl;
return;
}
if (elink_ext_phy_resolve_fc(phy, params, vars) &&
(vars->flow_ctrl == ELINK_FLOW_CTRL_NONE)) {
u16 pause_result;
u16 ld_pause;
u16 lp_pause;
elink_cl45_read(cb, phy,
MDIO_AN_DEVAD,
MDIO_AN_REG_CL37_FC_LD, &ld_pause);
elink_cl45_read(cb, phy,
MDIO_AN_DEVAD,
MDIO_AN_REG_CL37_FC_LP, &lp_pause);
pause_result = (ld_pause &
MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_BOTH) >> 5;
pause_result |= (lp_pause &
MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_BOTH) >> 7;
elink_pause_resolve(vars, pause_result);
ELINK_DEBUG_P1(cb, "Ext PHY CL37 pause result 0x%x\n",
pause_result);
}
}
#endif
#ifndef EXCLUDE_COMMON_INIT
static elink_status_t elink_8073_8727_external_rom_boot(struct elink_dev *cb,
struct elink_phy *phy,
u8 port)
{
u32 count = 0;
u16 fw_ver1, fw_msgout;
elink_status_t rc = ELINK_STATUS_OK;
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_GEN_CTRL,
0x0001);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_GEN_CTRL,
0x008c);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_MISC_CTRL1, 0x0001);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_GEN_CTRL,
MDIO_PMA_REG_GEN_CTRL_ROM_MICRO_RESET);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_GEN_CTRL,
MDIO_PMA_REG_GEN_CTRL_ROM_RESET_INTERNAL_MP);
MSLEEP(cb, 100);
do {
count++;
if (count > 300) {
ELINK_DEBUG_P2(cb,
"elink_8073_8727_external_rom_boot port %x:"
"Download failed. fw version = 0x%x\n",
port, fw_ver1);
rc = ELINK_STATUS_ERROR;
break;
}
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_ROM_VER1, &fw_ver1);
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_M8051_MSGOUT_REG, &fw_msgout);
MSLEEP(cb, 1);
} while (fw_ver1 == 0 || fw_ver1 == 0x4321 ||
((fw_msgout & 0xff) != 0x03 && (phy->type ==
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8073)));
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_MISC_CTRL1, 0x0000);
elink_save_bcm_spirom_ver(cb, phy, port);
ELINK_DEBUG_P2(cb,
"elink_8073_8727_external_rom_boot port %x:"
"Download complete. fw version = 0x%x\n",
port, fw_ver1);
return rc;
}
#endif
#ifndef EXCLUDE_NON_COMMON_INIT
static elink_status_t elink_8073_is_snr_needed(struct elink_dev *cb, struct elink_phy *phy)
{
u16 val;
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8073_CHIP_REV, &val);
if (val != 1) {
return ELINK_STATUS_OK;
}
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_ROM_VER2, &val);
if (val != 0x102)
return ELINK_STATUS_OK;
return 1;
}
static elink_status_t elink_8073_xaui_wa(struct elink_dev *cb, struct elink_phy *phy)
{
u16 val, cnt, cnt1 ;
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8073_CHIP_REV, &val);
if (val > 0) {
return ELINK_STATUS_OK;
}
for (cnt = 0; cnt < 1000; cnt++) {
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8073_SPEED_LINK_STATUS,
&val);
if (!(val & (1<<14)) || !(val & (1<<13))) {
ELINK_DEBUG_P0(cb, "XAUI work-around not required\n");
return ELINK_STATUS_OK;
} else if (!(val & (1<<15))) {
ELINK_DEBUG_P0(cb, "bit 15 went off\n");
for (cnt1 = 0; cnt1 < 1000; cnt1++) {
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8073_XAUI_WA, &val);
if (val & (1<<15)) {
ELINK_DEBUG_P0(cb,
"XAUI workaround has completed\n");
return ELINK_STATUS_OK;
}
MSLEEP(cb, 3);
}
break;
}
MSLEEP(cb, 3);
}
ELINK_DEBUG_P0(cb, "Warning: XAUI work-around timeout !!!\n");
return ELINK_STATUS_ERROR;
}
#ifdef ELINK_INCLUDE_LOOPBACK
static void elink_807x_force_10G(struct elink_dev *cb, struct elink_phy *phy)
{
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_CTRL, 0x2040);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_10G_CTRL2, 0x000b);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_BCM_CTRL, 0x0000);
elink_cl45_write(cb, phy,
MDIO_AN_DEVAD, MDIO_AN_REG_CTRL, 0x0000);
}
#endif
static void elink_8073_set_pause_cl37(struct elink_params *params,
struct elink_phy *phy,
struct elink_vars *vars)
{
u16 cl37_val;
struct elink_dev *cb = params->cb;
elink_cl45_read(cb, phy,
MDIO_AN_DEVAD, MDIO_AN_REG_CL37_FC_LD, &cl37_val);
cl37_val &= ~MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_BOTH;
elink_calc_ieee_aneg_adv(phy, params, &vars->ieee_fc);
if ((vars->ieee_fc &
MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_SYMMETRIC) ==
MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_SYMMETRIC) {
cl37_val |= MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_SYMMETRIC;
}
if ((vars->ieee_fc &
MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_ASYMMETRIC) ==
MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_ASYMMETRIC) {
cl37_val |= MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_ASYMMETRIC;
}
if ((vars->ieee_fc &
MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_BOTH) ==
MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_BOTH) {
cl37_val |= MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_BOTH;
}
ELINK_DEBUG_P1(cb,
"Ext phy AN advertize cl37 0x%x\n", cl37_val);
elink_cl45_write(cb, phy,
MDIO_AN_DEVAD, MDIO_AN_REG_CL37_FC_LD, cl37_val);
#ifndef ELINK_AUX_POWER
MSLEEP(cb, 500);
#endif
}
static void elink_8073_specific_func(struct elink_phy *phy,
struct elink_params *params,
u32 action)
{
struct elink_dev *cb = params->cb;
switch (action) {
case ELINK_PHY_INIT:
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_LASI_RXCTRL, (1<<2));
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_LASI_CTRL, 0x0004);
break;
}
}
static elink_status_t elink_8073_config_init(struct elink_phy *phy,
struct elink_params *params,
struct elink_vars *vars)
{
struct elink_dev *cb = params->cb;
u16 val = 0, tmp1;
u8 gpio_port;
ELINK_DEBUG_P0(cb, "Init 8073\n");
if (CHIP_IS_E2(params->chip_id))
gpio_port = PATH_ID(cb);
else
gpio_port = params->port;
ELINK_SET_GPIO(cb, MISC_REGISTERS_GPIO_2,
MISC_REGISTERS_GPIO_OUTPUT_HIGH, gpio_port);
ELINK_SET_GPIO(cb, MISC_REGISTERS_GPIO_1,
MISC_REGISTERS_GPIO_OUTPUT_HIGH, gpio_port);
elink_8073_specific_func(phy, params, ELINK_PHY_INIT);
elink_8073_set_pause_cl37(params, phy, vars);
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_M8051_MSGOUT_REG, &tmp1);
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_LASI_RXSTAT, &tmp1);
ELINK_DEBUG_P1(cb, "Before rom RX_ALARM(port1): 0x%x\n", tmp1);
if (params->lane_config & PORT_HW_CFG_SWAP_PHY_POLARITY_ENABLED) {
ELINK_DEBUG_P0(cb, "Swapping polarity for the 8073\n");
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8073_OPT_DIGITAL_CTRL, &val);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8073_OPT_DIGITAL_CTRL,
(val | (3<<9)));
}
if (REG_RD(cb, params->shmem_base +
OFFSETOF(struct shmem_region, dev_info.
port_hw_config[params->port].default_cfg)) &
PORT_HW_CFG_ENABLE_BAM_ON_KR_ENABLED) {
elink_cl45_read(cb, phy,
MDIO_AN_DEVAD,
MDIO_AN_REG_8073_BAM, &val);
elink_cl45_write(cb, phy,
MDIO_AN_DEVAD,
MDIO_AN_REG_8073_BAM, val | 1);
ELINK_DEBUG_P0(cb, "Enable CL37 BAM on KR\n");
}
#ifdef ELINK_INCLUDE_LOOPBACK
if (params->loopback_mode == ELINK_LOOPBACK_EXT) {
elink_807x_force_10G(cb, phy);
ELINK_DEBUG_P0(cb, "Forced speed 10G on 807X\n");
return ELINK_STATUS_OK;
} else {
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_BCM_CTRL, 0x0002);
}
#endif
if (phy->req_line_speed != ELINK_SPEED_AUTO_NEG) {
if (phy->req_line_speed == ELINK_SPEED_10000) {
val = (1<<7);
} else if (phy->req_line_speed == ELINK_SPEED_2500) {
val = (1<<5);
} else
val = (1<<5);
} else {
val = 0;
if (phy->speed_cap_mask &
PORT_HW_CFG_SPEED_CAPABILITY_D0_10G)
val |= (1<<7);
if (phy->speed_cap_mask &
(PORT_HW_CFG_SPEED_CAPABILITY_D0_1G |
PORT_HW_CFG_SPEED_CAPABILITY_D0_2_5G))
val |= (1<<5);
ELINK_DEBUG_P1(cb, "807x autoneg val = 0x%x\n", val);
}
elink_cl45_write(cb, phy, MDIO_AN_DEVAD, MDIO_AN_REG_ADV, val);
elink_cl45_read(cb, phy, MDIO_AN_DEVAD, MDIO_AN_REG_8073_2_5G, &tmp1);
if (((phy->speed_cap_mask & PORT_HW_CFG_SPEED_CAPABILITY_D0_2_5G) &&
(phy->req_line_speed == ELINK_SPEED_AUTO_NEG)) ||
(phy->req_line_speed == ELINK_SPEED_2500)) {
u16 phy_ver;
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_8073_CHIP_REV,
&phy_ver);
ELINK_DEBUG_P0(cb, "Add 2.5G\n");
if (phy_ver > 0)
tmp1 |= 1;
else
tmp1 &= 0xfffe;
} else {
ELINK_DEBUG_P0(cb, "Disable 2.5G\n");
tmp1 &= 0xfffe;
}
elink_cl45_write(cb, phy, MDIO_AN_DEVAD, MDIO_AN_REG_8073_2_5G, tmp1);
elink_cl45_read(cb, phy, MDIO_AN_DEVAD, MDIO_AN_REG_CL37_FC_LD, &tmp1);
elink_cl45_write(cb, phy, MDIO_AN_DEVAD, MDIO_AN_REG_CL37_FC_LD,
(tmp1 | ((phy->req_duplex == DUPLEX_FULL) ?
0x20 : 0x40)));
elink_cl45_write(cb, phy, MDIO_AN_DEVAD, MDIO_AN_REG_CL37_AN, 0x1000);
if (elink_8073_is_snr_needed(cb, phy))
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_EDC_FFE_MAIN,
0xFB0C);
elink_cl45_read(cb, phy, MDIO_AN_DEVAD, MDIO_AN_REG_ADV2, &tmp1);
tmp1 |= (1<<15);
elink_cl45_write(cb, phy, MDIO_AN_DEVAD, MDIO_AN_REG_ADV2, tmp1);
elink_ext_phy_set_pause(params, phy, vars);
MSLEEP(cb, 500);
elink_cl45_write(cb, phy, MDIO_AN_DEVAD, MDIO_AN_REG_CTRL, 0x1200);
ELINK_DEBUG_P2(cb, "807x Autoneg Restart: Advertise 1G=%x, 10G=%x\n",
((val & (1<<5)) > 0), ((val & (1<<7)) > 0));
return ELINK_STATUS_OK;
}
static elink_status_t
elink_8073_read_status(struct elink_phy *phy, struct elink_params *params,
struct elink_vars *vars)
{
struct elink_dev *cb = params->cb;
u8 link_up = 0;
u16 val1, val2;
u16 link_status = 0;
u16 an1000_status = 0;
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_LASI_STAT, &val1);
ELINK_DEBUG_P1(cb, "8703 LASI status 0x%x\n", val1);
elink_cl45_read(cb, phy,
MDIO_PCS_DEVAD, MDIO_PCS_REG_STATUS, &val2);
elink_cl45_read(cb, phy,
MDIO_PCS_DEVAD, MDIO_PCS_REG_STATUS, &val1);
ELINK_DEBUG_P2(cb, "807x PCS status 0x%x->0x%x\n", val2, val1);
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_M8051_MSGOUT_REG, &val1);
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_LASI_RXSTAT, &val2);
ELINK_DEBUG_P1(cb, "KR 0x9003 0x%x\n", val2);
elink_cl45_read(cb, phy,
MDIO_PCS_DEVAD, MDIO_PCS_REG_STATUS, &val2);
ELINK_DEBUG_P1(cb, "KR PCS status 0x%x\n", val2);
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_STATUS, &val2);
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_STATUS, &val1);
link_up = ((val1 & 4) == 4);
ELINK_DEBUG_P1(cb, "PMA_REG_STATUS=0x%x\n", val1);
if (link_up &&
((phy->req_line_speed != ELINK_SPEED_10000))) {
if (elink_8073_xaui_wa(cb, phy) != 0)
return 0;
}
elink_cl45_read(cb, phy,
MDIO_AN_DEVAD, MDIO_AN_REG_LINK_STATUS, &an1000_status);
elink_cl45_read(cb, phy,
MDIO_AN_DEVAD, MDIO_AN_REG_LINK_STATUS, &an1000_status);
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_STATUS, &val2);
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_STATUS, &val1);
ELINK_DEBUG_P3(cb, "KR PMA status 0x%x->0x%x,"
"an_link_status=0x%x\n", val2, val1, an1000_status);
link_up = (((val1 & 4) == 4) || (an1000_status & (1<<1)));
if (link_up && elink_8073_is_snr_needed(cb, phy)) {
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_PLL_BANDWIDTH,
0x26BC);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_CDR_BANDWIDTH,
0x0333);
}
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_8073_SPEED_LINK_STATUS,
&link_status);
if ((link_status & (1<<2)) && (!(link_status & (1<<15)))) {
link_up = 1;
vars->line_speed = ELINK_SPEED_10000;
ELINK_DEBUG_P1(cb, "port %x: External link up in 10G\n",
params->port);
} else if ((link_status & (1<<1)) && (!(link_status & (1<<14)))) {
link_up = 1;
vars->line_speed = ELINK_SPEED_2500;
ELINK_DEBUG_P1(cb, "port %x: External link up in 2.5G\n",
params->port);
} else if ((link_status & (1<<0)) && (!(link_status & (1<<13)))) {
link_up = 1;
vars->line_speed = ELINK_SPEED_1000;
ELINK_DEBUG_P1(cb, "port %x: External link up in 1G\n",
params->port);
} else {
link_up = 0;
ELINK_DEBUG_P1(cb, "port %x: External link is down\n",
params->port);
}
if (link_up) {
if (params->lane_config &
PORT_HW_CFG_SWAP_PHY_POLARITY_ENABLED) {
elink_cl45_read(cb, phy,
MDIO_XS_DEVAD,
MDIO_XS_REG_8073_RX_CTRL_PCIE, &val1);
if (vars->line_speed == ELINK_SPEED_1000) {
ELINK_DEBUG_P0(cb, "Swapping 1G polarity for"
"the 8073\n");
val1 |= (1<<3);
} else
val1 &= ~(1<<3);
elink_cl45_write(cb, phy,
MDIO_XS_DEVAD,
MDIO_XS_REG_8073_RX_CTRL_PCIE,
val1);
}
elink_ext_phy_10G_an_resolve(cb, phy, vars);
elink_8073_resolve_fc(phy, params, vars);
vars->duplex = DUPLEX_FULL;
}
if (vars->link_status & LINK_STATUS_AUTO_NEGOTIATE_COMPLETE) {
elink_cl45_read(cb, phy, MDIO_AN_DEVAD,
MDIO_AN_REG_LP_AUTO_NEG2, &val1);
if (val1 & (1<<5))
vars->link_status |=
LINK_STATUS_LINK_PARTNER_1000TFD_CAPABLE;
if (val1 & (1<<7))
vars->link_status |=
LINK_STATUS_LINK_PARTNER_10GXFD_CAPABLE;
}
return link_up;
}
static void elink_8073_link_reset(struct elink_phy *phy,
struct elink_params *params)
{
#ifndef EXCLUDE_LINK_RESET
struct elink_dev *cb = params->cb;
u8 gpio_port;
if (CHIP_IS_E2(params->chip_id))
gpio_port = PATH_ID(cb);
else
gpio_port = params->port;
ELINK_DEBUG_P1(cb, "Setting 8073 port %d into low power mode\n",
gpio_port);
ELINK_SET_GPIO(cb, MISC_REGISTERS_GPIO_2,
MISC_REGISTERS_GPIO_OUTPUT_LOW,
gpio_port);
#endif
}
#endif
#endif
#ifndef EXCLUDE_BCM8705
static elink_status_t elink_8705_config_init(struct elink_phy *phy,
struct elink_params *params,
struct elink_vars *vars)
{
struct elink_dev *cb = params->cb;
ELINK_DEBUG_P0(cb, "init 8705\n");
ELINK_SET_GPIO(cb, MISC_REGISTERS_GPIO_2,
MISC_REGISTERS_GPIO_OUTPUT_HIGH, params->port);
elink_ext_phy_hw_reset(cb, params->port);
elink_cl45_write(cb, phy, MDIO_PMA_DEVAD, MDIO_PMA_REG_CTRL, 0xa040);
elink_wait_reset_complete(cb, phy, params);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_MISC_CTRL, 0x8288);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_PHY_IDENTIFIER, 0x7fbf);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_CMU_PLL_BYPASS, 0x0100);
elink_cl45_write(cb, phy,
MDIO_WIS_DEVAD, MDIO_WIS_REG_LASI_CNTL, 0x1);
elink_save_spirom_version(cb, params->port, params->shmem_base, 0);
return ELINK_STATUS_OK;
}
static elink_status_t
elink_8705_read_status(struct elink_phy *phy, struct elink_params *params,
struct elink_vars *vars)
{
u8 link_up = 0;
u16 val1, rx_sd;
struct elink_dev *cb = params->cb;
ELINK_DEBUG_P0(cb, "read status 8705\n");
elink_cl45_read(cb, phy,
MDIO_WIS_DEVAD, MDIO_WIS_REG_LASI_STATUS, &val1);
ELINK_DEBUG_P1(cb, "8705 LASI status 0x%x\n", val1);
elink_cl45_read(cb, phy,
MDIO_WIS_DEVAD, MDIO_WIS_REG_LASI_STATUS, &val1);
ELINK_DEBUG_P1(cb, "8705 LASI status 0x%x\n", val1);
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_RX_SD, &rx_sd);
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD, 0xc809, &val1);
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD, 0xc809, &val1);
ELINK_DEBUG_P1(cb, "8705 1.c809 val=0x%x\n", val1);
link_up = ((rx_sd & 0x1) && (val1 & (1<<9)) && ((val1 & (1<<8)) == 0));
if (link_up) {
vars->line_speed = ELINK_SPEED_10000;
elink_ext_phy_resolve_fc(phy, params, vars);
}
return link_up;
}
#endif
#ifndef EXCLUDE_NON_COMMON_INIT
#ifndef EXCLUDE_BCM8727_BCM8073
static void elink_set_disable_pmd_transmit(struct elink_params *params,
struct elink_phy *phy,
u8 pmd_dis)
{
struct elink_dev *cb = params->cb;
if (pmd_dis) {
if (params->feature_config_flags &
ELINK_FEATURE_CONFIG_BC_SUPPORTS_SFP_TX_DISABLED) {
ELINK_DEBUG_P0(cb, "Disabling PMD transmitter\n");
} else {
ELINK_DEBUG_P0(cb, "NOT disabling PMD transmitter\n");
return;
}
} else
ELINK_DEBUG_P0(cb, "Enabling PMD transmitter\n");
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_TX_DISABLE, pmd_dis);
}
#endif
#if !defined(EXCLUDE_BCM87x6) || !defined(EXCLUDE_BCM8727_BCM8073)
static u8 elink_get_gpio_port(struct elink_params *params)
{
u8 gpio_port;
u32 swap_val, swap_override;
struct elink_dev *cb = params->cb;
if (CHIP_IS_E2(params->chip_id))
gpio_port = PATH_ID(cb);
else
gpio_port = params->port;
swap_val = REG_RD(cb, NIG_REG_PORT_SWAP);
swap_override = REG_RD(cb, NIG_REG_STRAP_OVERRIDE);
return gpio_port ^ (swap_val && swap_override);
}
static void elink_sfp_e1e2_set_transmitter(struct elink_params *params,
struct elink_phy *phy,
u8 tx_en)
{
u16 val;
u8 port = params->port;
struct elink_dev *cb = params->cb;
u32 tx_en_mode;
tx_en_mode = REG_RD(cb, params->shmem_base +
OFFSETOF(struct shmem_region,
dev_info.port_hw_config[port].sfp_ctrl)) &
PORT_HW_CFG_TX_LASER_MASK;
ELINK_DEBUG_P3(cb, "Setting transmitter tx_en=%x for port %x "
"mode = %x\n", tx_en, port, tx_en_mode);
switch (tx_en_mode) {
case PORT_HW_CFG_TX_LASER_MDIO:
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_PHY_IDENTIFIER,
&val);
if (tx_en)
val &= ~(1<<15);
else
val |= (1<<15);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_PHY_IDENTIFIER,
val);
break;
case PORT_HW_CFG_TX_LASER_GPIO0:
case PORT_HW_CFG_TX_LASER_GPIO1:
case PORT_HW_CFG_TX_LASER_GPIO2:
case PORT_HW_CFG_TX_LASER_GPIO3:
{
u16 gpio_pin;
u8 gpio_port, gpio_mode;
if (tx_en)
gpio_mode = MISC_REGISTERS_GPIO_OUTPUT_HIGH;
else
gpio_mode = MISC_REGISTERS_GPIO_OUTPUT_LOW;
gpio_pin = tx_en_mode - PORT_HW_CFG_TX_LASER_GPIO0;
gpio_port = elink_get_gpio_port(params);
ELINK_SET_GPIO(cb, gpio_pin, gpio_mode, gpio_port);
break;
}
default:
ELINK_DEBUG_P1(cb, "Invalid TX_LASER_MDIO 0x%x\n", tx_en_mode);
break;
}
}
#endif
static void elink_sfp_set_transmitter(struct elink_params *params,
struct elink_phy *phy,
u8 tx_en)
{
#ifdef ELINK_ENHANCEMENTS
struct elink_dev *cb = params->cb;
ELINK_DEBUG_P1(cb, "Setting SFP+ transmitter to %d\n", tx_en);
#endif
#ifndef EXCLUDE_WARPCORE
if (CHIP_IS_E3(params->chip_id))
elink_sfp_e3_set_transmitter(params, phy, tx_en);
#endif
#ifdef ELINK_ENHANCEMENTS
else
#endif
#if !defined(EXCLUDE_BCM87x6) || !defined(EXCLUDE_BCM8727_BCM8073)
elink_sfp_e1e2_set_transmitter(params, phy, tx_en);
#endif
}
static elink_status_t elink_8726_read_sfp_module_eeprom(struct elink_phy *phy,
struct elink_params *params,
u8 dev_addr, u16 addr, u8 byte_cnt,
u8 *o_buf, u8 is_init)
{
#ifndef EXCLUDE_BCM87x6
struct elink_dev *cb = params->cb;
u16 val = 0;
u16 i;
if (byte_cnt > ELINK_SFP_EEPROM_PAGE_SIZE) {
ELINK_DEBUG_P0(cb,
"Reading from eeprom is limited to 0xf\n");
return ELINK_STATUS_ERROR;
}
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_SFP_TWO_WIRE_BYTE_CNT,
(byte_cnt | (dev_addr << 8)));
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_SFP_TWO_WIRE_MEM_ADDR,
addr);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_SFP_TWO_WIRE_CTRL,
0x2c0f);
for (i = 0; i < 100; i++) {
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_SFP_TWO_WIRE_CTRL, &val);
if ((val & MDIO_PMA_REG_SFP_TWO_WIRE_CTRL_STATUS_MASK) ==
MDIO_PMA_REG_SFP_TWO_WIRE_STATUS_COMPLETE)
break;
USLEEP(cb, 5);
}
if ((val & MDIO_PMA_REG_SFP_TWO_WIRE_CTRL_STATUS_MASK) !=
MDIO_PMA_REG_SFP_TWO_WIRE_STATUS_COMPLETE) {
ELINK_DEBUG_P1(cb,
"Got bad status 0x%x when reading from SFP+ EEPROM\n",
(val & MDIO_PMA_REG_SFP_TWO_WIRE_CTRL_STATUS_MASK));
return ELINK_STATUS_ERROR;
}
for (i = 0; i < byte_cnt; i++) {
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8726_TWO_WIRE_DATA_BUF + i, &val);
o_buf[i] = (u8)(val & MDIO_PMA_REG_8726_TWO_WIRE_DATA_MASK);
}
for (i = 0; i < 100; i++) {
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_SFP_TWO_WIRE_CTRL, &val);
if ((val & MDIO_PMA_REG_SFP_TWO_WIRE_CTRL_STATUS_MASK) ==
MDIO_PMA_REG_SFP_TWO_WIRE_STATUS_IDLE)
return ELINK_STATUS_OK;
MSLEEP(cb, 1);
}
#endif
return ELINK_STATUS_ERROR;
}
#ifndef EXCLUDE_WARPCORE
#ifndef EXCLUDE_NON_COMMON_INIT
static void elink_warpcore_power_module(struct elink_params *params,
u8 power)
{
u32 pin_cfg;
struct elink_dev *cb = params->cb;
pin_cfg = (REG_RD(cb, params->shmem_base +
OFFSETOF(struct shmem_region,
dev_info.port_hw_config[params->port].e3_sfp_ctrl)) &
PORT_HW_CFG_E3_PWR_DIS_MASK) >>
PORT_HW_CFG_E3_PWR_DIS_SHIFT;
if (pin_cfg == PIN_CFG_NA)
return;
ELINK_DEBUG_P2(cb, "Setting SFP+ module power to %d using pin cfg %d\n",
power, pin_cfg);
elink_set_cfg_pin(cb, pin_cfg, power ^ 1);
}
#endif
static elink_status_t elink_warpcore_read_sfp_module_eeprom(struct elink_phy *phy,
struct elink_params *params,
u8 dev_addr,
u16 addr, u8 byte_cnt,
u8 *o_buf, u8 is_init)
{
elink_status_t rc = ELINK_STATUS_OK;
u8 i, j = 0, cnt = 0;
u32 data_array[4];
u16 addr32;
struct elink_dev *cb = params->cb;
if (byte_cnt > ELINK_SFP_EEPROM_PAGE_SIZE) {
ELINK_DEBUG_P0(cb,
"Reading from eeprom is limited to 16 bytes\n");
return ELINK_STATUS_ERROR;
}
addr32 = addr & (~0x3);
do {
if ((!is_init) && (cnt == I2C_WA_PWR_ITER)) {
elink_warpcore_power_module(params, 0);
MSLEEP(cb, 1);
elink_warpcore_power_module(params, 1);
}
rc = elink_bsc_read(params, cb, dev_addr, addr32, 0, byte_cnt,
data_array);
} while ((rc != ELINK_STATUS_OK) && (++cnt < I2C_WA_RETRY_CNT));
if (rc == ELINK_STATUS_OK) {
for (i = (addr - addr32); i < byte_cnt + (addr - addr32); i++) {
o_buf[j] = *((u8 *)data_array + i);
j++;
}
}
return rc;
}
#endif
#ifndef EXCLUDE_BCM8727_BCM8073
static elink_status_t elink_8727_read_sfp_module_eeprom(struct elink_phy *phy,
struct elink_params *params,
u8 dev_addr, u16 addr, u8 byte_cnt,
u8 *o_buf, u8 is_init)
{
struct elink_dev *cb = params->cb;
u16 val, i;
if (byte_cnt > ELINK_SFP_EEPROM_PAGE_SIZE) {
ELINK_DEBUG_P0(cb,
"Reading from eeprom is limited to 0xf\n");
return ELINK_STATUS_ERROR;
}
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8727_TWO_WIRE_SLAVE_ADDR,
((dev_addr << 8) | 1));
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_SFP_TWO_WIRE_CTRL,
&val);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_SFP_TWO_WIRE_BYTE_CNT,
((byte_cnt < 2) ? 2 : byte_cnt));
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_SFP_TWO_WIRE_MEM_ADDR,
addr);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
0x8004,
MDIO_PMA_REG_8727_TWO_WIRE_DATA_BUF);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_SFP_TWO_WIRE_CTRL,
0x8002);
MSLEEP(cb, 1);
for (i = 0; i < 100; i++) {
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_SFP_TWO_WIRE_CTRL, &val);
if ((val & MDIO_PMA_REG_SFP_TWO_WIRE_CTRL_STATUS_MASK) ==
MDIO_PMA_REG_SFP_TWO_WIRE_STATUS_COMPLETE)
break;
USLEEP(cb, 5);
}
if ((val & MDIO_PMA_REG_SFP_TWO_WIRE_CTRL_STATUS_MASK) !=
MDIO_PMA_REG_SFP_TWO_WIRE_STATUS_COMPLETE) {
ELINK_DEBUG_P1(cb,
"Got bad status 0x%x when reading from SFP+ EEPROM\n",
(val & MDIO_PMA_REG_SFP_TWO_WIRE_CTRL_STATUS_MASK));
return ELINK_STATUS_TIMEOUT;
}
for (i = 0; i < byte_cnt; i++) {
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8727_TWO_WIRE_DATA_BUF + i, &val);
o_buf[i] = (u8)(val & MDIO_PMA_REG_8727_TWO_WIRE_DATA_MASK);
}
for (i = 0; i < 100; i++) {
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_SFP_TWO_WIRE_CTRL, &val);
if ((val & MDIO_PMA_REG_SFP_TWO_WIRE_CTRL_STATUS_MASK) ==
MDIO_PMA_REG_SFP_TWO_WIRE_STATUS_IDLE)
return ELINK_STATUS_OK;
MSLEEP(cb, 1);
}
return ELINK_STATUS_ERROR;
}
#endif
#endif
#endif
#ifndef EXCLUDE_FROM_BNX2X
elink_status_t elink_validate_cc_dmi(u8 *sfp_a2_buf)
{
u8 i, checksum = 0;
for (i = 0; i < ELINK_SFP_EEPROM_A2_CHECKSUM_RANGE; i++)
checksum += sfp_a2_buf[i];
if (checksum == sfp_a2_buf[ELINK_SFP_EEPROM_A2_CC_DMI_ADDR])
return ELINK_STATUS_OK;
return ELINK_STATUS_ERROR;
}
#endif
#ifndef EXCLUDE_NON_COMMON_INIT
elink_status_t elink_read_sfp_module_eeprom(struct elink_phy *phy,
struct elink_params *params, u8 dev_addr,
u16 addr, u16 byte_cnt, u8 *o_buf)
{
elink_status_t rc = 0;
#ifdef ELINK_DEBUG
struct elink_dev *cb = params->cb;
#endif
u8 xfer_size;
u8 *user_data = o_buf;
read_sfp_module_eeprom_func_p read_func;
if ((dev_addr != 0xa0) && (dev_addr != 0xa2)) {
ELINK_DEBUG_P1(cb, "invalid dev_addr 0x%x\n", dev_addr);
return ELINK_STATUS_ERROR;
}
#ifndef ELINK_EMUL_ONLY
switch (phy->type) {
case PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8726:
read_func = elink_8726_read_sfp_module_eeprom;
break;
#ifndef EXCLUDE_BCM8727_BCM8073
case PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727:
case PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8722:
read_func = elink_8727_read_sfp_module_eeprom;
break;
#endif
#ifndef EXCLUDE_WARPCORE
case PORT_HW_CFG_XGXS_EXT_PHY_TYPE_DIRECT:
read_func = elink_warpcore_read_sfp_module_eeprom;
break;
#endif
default:
return ELINK_OP_NOT_SUPPORTED;
}
while (!rc && (byte_cnt > 0)) {
xfer_size = (byte_cnt > ELINK_SFP_EEPROM_PAGE_SIZE) ?
ELINK_SFP_EEPROM_PAGE_SIZE : byte_cnt;
rc = read_func(phy, params, dev_addr, addr, xfer_size,
user_data, 0);
byte_cnt -= xfer_size;
user_data += xfer_size;
addr += xfer_size;
}
#endif
return rc;
}
#endif
#ifndef ELINK_EMUL_ONLY
#ifndef EXCLUDE_NON_COMMON_INIT
static void elink_set_sfp_media(struct elink_phy *phy,
const u8 val[ELINK_SFP_EEPROM_FC_TX_TECH_ADDR + 1])
{
switch (val[ELINK_SFP_EEPROM_CON_TYPE_ADDR]) {
case ELINK_SFP_EEPROM_CON_TYPE_VAL_COPPER: {
u8 copper_module_type;
copper_module_type = val[ELINK_SFP_EEPROM_FC_TX_TECH_ADDR];
if (copper_module_type &
ELINK_SFP_EEPROM_FC_TX_TECH_BITMASK_COPPER_ACTIVE) {
phy->sfp_media = ELINK_ETH_SFP_ACC;
} else {
if (copper_module_type &
ELINK_SFP_EEPROM_FC_TX_TECH_BITMASK_COPPER_PASSIVE) {
phy->sfp_media = ELINK_ETH_SFP_DAC;
}
}
break;
}
case ELINK_SFP_EEPROM_CON_TYPE_VAL_UNKNOWN:
case ELINK_SFP_EEPROM_CON_TYPE_VAL_LC:
case ELINK_SFP_EEPROM_CON_TYPE_VAL_RJ45:
if ((val[ELINK_SFP_EEPROM_10G_COMP_CODE_ADDR] &
(ELINK_SFP_EEPROM_10G_COMP_CODE_SR_MASK |
ELINK_SFP_EEPROM_10G_COMP_CODE_LR_MASK |
ELINK_SFP_EEPROM_10G_COMP_CODE_LRM_MASK |
ELINK_SFP_EEPROM_10G_COMP_CODE_ER_MASK)) == 0) {
if (val[ELINK_SFP_EEPROM_1G_COMP_CODE_ADDR] &
ELINK_SFP_EEPROM_1G_COMP_CODE_BASE_T) {
phy->sfp_media = ELINK_ETH_SFP_1GBASE_T;
} else if (val[ELINK_SFP_EEPROM_1G_COMP_CODE_ADDR] &
ELINK_SFP_EEPROM_1G_COMP_CODE_SX) {
phy->sfp_media = ELINK_ETH_SFP_1GBASE_SX;
} else if (val[ELINK_SFP_EEPROM_1G_COMP_CODE_ADDR] &
ELINK_SFP_EEPROM_1G_COMP_CODE_LX) {
phy->sfp_media = ELINK_ETH_SFP_1GBASE_LX;
} else if (val[ELINK_SFP_EEPROM_1G_COMP_CODE_ADDR] &
ELINK_SFP_EEPROM_1G_COMP_CODE_CX) {
phy->sfp_media = ELINK_ETH_SFP_1GBASE_CX;
}
} else {
if (val[ELINK_SFP_EEPROM_10G_COMP_CODE_ADDR] &
ELINK_SFP_EEPROM_10G_COMP_CODE_SR_MASK) {
phy->sfp_media = ELINK_ETH_SFP_10GBASE_SR;
} else if (val[ELINK_SFP_EEPROM_10G_COMP_CODE_ADDR] &
ELINK_SFP_EEPROM_10G_COMP_CODE_LR_MASK) {
phy->sfp_media = ELINK_ETH_SFP_10GBASE_LR;
} else if (val[ELINK_SFP_EEPROM_10G_COMP_CODE_ADDR] &
ELINK_SFP_EEPROM_10G_COMP_CODE_LRM_MASK) {
phy->sfp_media = ELINK_ETH_SFP_10GBASE_LRM;
} else if (val[ELINK_SFP_EEPROM_10G_COMP_CODE_ADDR] &
ELINK_SFP_EEPROM_10G_COMP_CODE_ER_MASK) {
phy->sfp_media = ELINK_ETH_SFP_10GBASE_ER;
}
}
break;
default:
break;
}
}
#if !defined(EXCLUDE_BCM87x6) || !defined(EXCLUDE_BCM8727_BCM8073) || !defined(EXCLUDE_WARPCORE)
static elink_status_t elink_get_edc_mode(struct elink_phy *phy,
struct elink_params *params,
u16 *edc_mode)
{
struct elink_dev *cb = params->cb;
u32 sync_offset = 0, phy_idx, media_types;
u8 val[ELINK_SFP_EEPROM_FC_TX_TECH_ADDR + 1], check_limiting_mode = 0;
*edc_mode = ELINK_EDC_MODE_LIMITING;
phy->media_type = ELINK_ETH_PHY_UNSPECIFIED;
phy->sfp_media = ELINK_ETH_SFP_UNKNOWN;
if (elink_read_sfp_module_eeprom(phy,
params,
ELINK_I2C_DEV_ADDR_A0,
0,
ELINK_SFP_EEPROM_FC_TX_TECH_ADDR + 1,
(u8 *)val) != 0) {
ELINK_DEBUG_P0(cb, "Failed to read from SFP+ module EEPROM\n");
return ELINK_STATUS_ERROR;
}
#ifndef EXCLUDE_WARPCORE
params->link_attr_sync &= ~LINK_SFP_EEPROM_COMP_CODE_MASK;
params->link_attr_sync |= val[ELINK_SFP_EEPROM_10G_COMP_CODE_ADDR] <<
LINK_SFP_EEPROM_COMP_CODE_SHIFT;
elink_update_link_attr(params, params->link_attr_sync);
#endif
switch (val[ELINK_SFP_EEPROM_CON_TYPE_ADDR]) {
case ELINK_SFP_EEPROM_CON_TYPE_VAL_COPPER:
{
u8 copper_module_type;
phy->media_type = ELINK_ETH_PHY_DA_TWINAX;
copper_module_type = val[ELINK_SFP_EEPROM_FC_TX_TECH_ADDR];
if (copper_module_type &
ELINK_SFP_EEPROM_FC_TX_TECH_BITMASK_COPPER_ACTIVE) {
ELINK_DEBUG_P0(cb, "Active Copper cable detected\n");
if (phy->type == PORT_HW_CFG_XGXS_EXT_PHY_TYPE_DIRECT)
*edc_mode = ELINK_EDC_MODE_ACTIVE_DAC;
else
check_limiting_mode = 1;
} else {
*edc_mode = ELINK_EDC_MODE_PASSIVE_DAC;
if (copper_module_type &
ELINK_SFP_EEPROM_FC_TX_TECH_BITMASK_COPPER_PASSIVE) {
ELINK_DEBUG_P0(cb,
"Passive Copper cable detected\n");
} else {
ELINK_DEBUG_P0(cb,
"Unknown copper-cable-type\n");
}
}
break;
}
case ELINK_SFP_EEPROM_CON_TYPE_VAL_UNKNOWN:
case ELINK_SFP_EEPROM_CON_TYPE_VAL_LC:
case ELINK_SFP_EEPROM_CON_TYPE_VAL_RJ45:
check_limiting_mode = 1;
if ((val[ELINK_SFP_EEPROM_10G_COMP_CODE_ADDR] &
(ELINK_SFP_EEPROM_10G_COMP_CODE_SR_MASK |
ELINK_SFP_EEPROM_10G_COMP_CODE_LR_MASK |
ELINK_SFP_EEPROM_10G_COMP_CODE_LRM_MASK |
ELINK_SFP_EEPROM_10G_COMP_CODE_ER_MASK)) == 0) {
ELINK_DEBUG_P0(cb, "1G SFP module detected\n");
phy->media_type = ELINK_ETH_PHY_SFP_1G_FIBER;
if (phy->req_line_speed != ELINK_SPEED_1000) {
#ifndef ELINK_AUX_POWER
u8 gport = params->port;
#endif
phy->req_line_speed = ELINK_SPEED_1000;
#ifndef ELINK_AUX_POWER
if (!CHIP_IS_E1X(params->chip_id)) {
gport = PATH_ID(cb) +
(params->port << 1);
}
elink_cb_event_log(cb, ELINK_LOG_ID_NON_10G_MODULE, gport);
#endif
}
if (val[ELINK_SFP_EEPROM_1G_COMP_CODE_ADDR] &
ELINK_SFP_EEPROM_1G_COMP_CODE_BASE_T) {
elink_sfp_set_transmitter(params, phy, 0);
MSLEEP(cb, 40);
elink_sfp_set_transmitter(params, phy, 1);
}
} else {
int idx, cfg_idx = 0;
ELINK_DEBUG_P0(cb, "10G Optic module detected\n");
for (idx = ELINK_INT_PHY; idx < ELINK_MAX_PHYS; idx++) {
if (params->phy[idx].type == phy->type) {
cfg_idx = ELINK_LINK_CONFIG_IDX(idx);
break;
}
}
phy->media_type = ELINK_ETH_PHY_SFPP_10G_FIBER;
phy->req_line_speed = params->req_line_speed[cfg_idx];
}
break;
default:
ELINK_DEBUG_P1(cb, "Unable to determine module type 0x%x !!!\n",
val[ELINK_SFP_EEPROM_CON_TYPE_ADDR]);
return ELINK_STATUS_ERROR;
}
elink_set_sfp_media(phy, val);
sync_offset = params->shmem_base +
OFFSETOF(struct shmem_region,
dev_info.port_hw_config[params->port].media_type);
media_types = REG_RD(cb, sync_offset);
for (phy_idx = ELINK_INT_PHY; phy_idx < ELINK_MAX_PHYS; phy_idx++) {
if (&(params->phy[phy_idx]) == phy) {
media_types &= ~(PORT_HW_CFG_MEDIA_TYPE_PHY0_MASK <<
(PORT_HW_CFG_MEDIA_TYPE_PHY1_SHIFT * phy_idx));
media_types |= ((phy->media_type &
PORT_HW_CFG_MEDIA_TYPE_PHY0_MASK) <<
(PORT_HW_CFG_MEDIA_TYPE_PHY1_SHIFT * phy_idx));
break;
}
}
REG_WR(cb, sync_offset, media_types);
if (check_limiting_mode) {
u8 options[ELINK_SFP_EEPROM_OPTIONS_SIZE];
if (elink_read_sfp_module_eeprom(phy,
params,
ELINK_I2C_DEV_ADDR_A0,
ELINK_SFP_EEPROM_OPTIONS_ADDR,
ELINK_SFP_EEPROM_OPTIONS_SIZE,
options) != 0) {
ELINK_DEBUG_P0(cb,
"Failed to read Option field from module EEPROM\n");
return ELINK_STATUS_ERROR;
}
if ((options[0] & ELINK_SFP_EEPROM_OPTIONS_LINEAR_RX_OUT_MASK))
*edc_mode = ELINK_EDC_MODE_LINEAR;
else
*edc_mode = ELINK_EDC_MODE_LIMITING;
}
ELINK_DEBUG_P1(cb, "EDC mode is set to 0x%x\n", *edc_mode);
return ELINK_STATUS_OK;
}
#ifdef ELINK_ENHANCEMENTS
static elink_status_t elink_determine_sfp_media(struct elink_phy *phy,
struct elink_params *params)
{
struct elink_dev *cb = params->cb;
u8 val[ELINK_SFP_EEPROM_FC_TX_TECH_ADDR + 1];
phy->sfp_media = ELINK_ETH_SFP_UNKNOWN;
if (elink_read_sfp_module_eeprom(phy, params, ELINK_I2C_DEV_ADDR_A0,
0, ELINK_SFP_EEPROM_FC_TX_TECH_ADDR + 1, (u8 *)val) != 0) {
ELINK_DEBUG_P0(cb, "Failed to read from SFP+ module EEPROM\n");
return ELINK_STATUS_ERROR;
}
elink_set_sfp_media(phy, val);
return ELINK_STATUS_OK;
}
static elink_status_t elink_verify_sfp_module(struct elink_phy *phy,
struct elink_params *params)
{
struct elink_dev *cb = params->cb;
u32 val, cmd;
u32 fw_resp, fw_cmd_param;
char vendor_name[ELINK_SFP_EEPROM_VENDOR_NAME_SIZE+1];
char vendor_pn[ELINK_SFP_EEPROM_PART_NO_SIZE+1];
phy->flags &= ~ELINK_FLAGS_SFP_NOT_APPROVED;
val = REG_RD(cb, params->shmem_base +
OFFSETOF(struct shmem_region, dev_info.
port_feature_config[params->port].config));
if ((val & PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_MASK) ==
PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_NO_ENFORCEMENT) {
ELINK_DEBUG_P0(cb, "NOT enforcing module verification\n");
return ELINK_STATUS_OK;
}
if (params->feature_config_flags &
ELINK_FEATURE_CONFIG_BC_SUPPORTS_DUAL_PHY_OPT_MDL_VRFY) {
cmd = DRV_MSG_CODE_VRFY_SPECIFIC_PHY_OPT_MDL;
} else if (params->feature_config_flags &
ELINK_FEATURE_CONFIG_BC_SUPPORTS_OPT_MDL_VRFY) {
if (ELINK_DUAL_MEDIA(params)) {
ELINK_DEBUG_P0(cb,
"FW does not support OPT MDL verification\n");
return ELINK_STATUS_ERROR;
}
cmd = DRV_MSG_CODE_VRFY_FIRST_PHY_OPT_MDL;
} else {
ELINK_DEBUG_P0(cb,
"FW does not support OPT MDL verification\n");
return ELINK_STATUS_ERROR;
}
fw_cmd_param = ELINK_FW_PARAM_SET(phy->addr, phy->type, phy->mdio_ctrl);
fw_resp = elink_cb_fw_command(cb, cmd, fw_cmd_param);
if (fw_resp == FW_MSG_CODE_VRFY_OPT_MDL_SUCCESS) {
ELINK_DEBUG_P0(cb, "Approved module\n");
return ELINK_STATUS_OK;
}
if (elink_read_sfp_module_eeprom(phy,
params,
ELINK_I2C_DEV_ADDR_A0,
ELINK_SFP_EEPROM_VENDOR_NAME_ADDR,
ELINK_SFP_EEPROM_VENDOR_NAME_SIZE,
(u8 *)vendor_name))
vendor_name[0] = '\0';
else
vendor_name[ELINK_SFP_EEPROM_VENDOR_NAME_SIZE] = '\0';
if (elink_read_sfp_module_eeprom(phy,
params,
ELINK_I2C_DEV_ADDR_A0,
ELINK_SFP_EEPROM_PART_NO_ADDR,
ELINK_SFP_EEPROM_PART_NO_SIZE,
(u8 *)vendor_pn))
vendor_pn[0] = '\0';
else
vendor_pn[ELINK_SFP_EEPROM_PART_NO_SIZE] = '\0';
elink_cb_event_log(cb, ELINK_LOG_ID_UNQUAL_IO_MODULE, params->port, vendor_name, vendor_pn);
if ((val & PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_MASK) !=
PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_WARNING_MSG)
phy->flags |= ELINK_FLAGS_SFP_NOT_APPROVED;
return ELINK_STATUS_ERROR;
}
#endif
#ifndef EXCLUDE_BCM8727_BCM8073
static elink_status_t elink_wait_for_sfp_module_initialized(struct elink_phy *phy,
struct elink_params *params)
{
u8 val;
elink_status_t rc;
struct elink_dev *cb = params->cb;
u16 timeout;
for (timeout = 0; timeout < 60; timeout++) {
#ifndef EXCLUDE_WARPCORE
if (phy->type == PORT_HW_CFG_XGXS_EXT_PHY_TYPE_DIRECT)
rc = elink_warpcore_read_sfp_module_eeprom(
phy, params, ELINK_I2C_DEV_ADDR_A0, 1, 1, &val,
1);
else
#endif
rc = elink_read_sfp_module_eeprom(phy, params,
ELINK_I2C_DEV_ADDR_A0,
1, 1, &val);
if (rc == 0) {
ELINK_DEBUG_P1(cb,
"SFP+ module initialization took %d ms\n",
timeout * 5);
return ELINK_STATUS_OK;
}
MSLEEP(cb, 5);
}
rc = elink_read_sfp_module_eeprom(phy, params, ELINK_I2C_DEV_ADDR_A0,
1, 1, &val);
return rc;
}
#endif
#endif
#ifndef EXCLUDE_BCM8727_BCM8073
static void elink_8727_power_module(struct elink_dev *cb,
struct elink_phy *phy,
u8 is_power_up) {
u16 val;
if (phy->flags & ELINK_FLAGS_NOC)
return;
if (is_power_up)
val = (1<<4);
else
val = (1<<1);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8727_GPIO_CTRL,
val);
}
#endif
#ifndef EXCLUDE_BCM87x6
static elink_status_t elink_8726_set_limiting_mode(struct elink_dev *cb,
struct elink_phy *phy,
u16 edc_mode)
{
u16 cur_limiting_mode;
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_ROM_VER2,
&cur_limiting_mode);
ELINK_DEBUG_P1(cb, "Current Limiting mode is 0x%x\n",
cur_limiting_mode);
if (edc_mode == ELINK_EDC_MODE_LIMITING) {
ELINK_DEBUG_P0(cb, "Setting LIMITING MODE\n");
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_ROM_VER2,
ELINK_EDC_MODE_LIMITING);
} else {
ELINK_DEBUG_P0(cb, "Setting LRM MODE\n");
if (cur_limiting_mode != ELINK_EDC_MODE_LIMITING)
return ELINK_STATUS_OK;
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_LRM_MODE,
0);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_ROM_VER2,
0x128);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_MISC_CTRL0,
0x4008);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_LRM_MODE,
0xaaaa);
}
return ELINK_STATUS_OK;
}
#endif
#ifndef EXCLUDE_BCM8727_BCM8073
static elink_status_t elink_8727_set_limiting_mode(struct elink_dev *cb,
struct elink_phy *phy,
u16 edc_mode)
{
u16 phy_identifier;
u16 rom_ver2_val;
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_PHY_IDENTIFIER,
&phy_identifier);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_PHY_IDENTIFIER,
(phy_identifier & ~(1<<9)));
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_ROM_VER2,
&rom_ver2_val);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_ROM_VER2,
(rom_ver2_val & 0xff00) | (edc_mode & 0x00ff));
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_PHY_IDENTIFIER,
(phy_identifier | (1<<9)));
return ELINK_STATUS_OK;
}
static void elink_8727_specific_func(struct elink_phy *phy,
struct elink_params *params,
u32 action)
{
struct elink_dev *cb = params->cb;
u16 val;
switch (action) {
case ELINK_DISABLE_TX:
elink_sfp_set_transmitter(params, phy, 0);
break;
case ELINK_ENABLE_TX:
if (!(phy->flags & ELINK_FLAGS_SFP_NOT_APPROVED))
elink_sfp_set_transmitter(params, phy, 1);
break;
case ELINK_PHY_INIT:
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_LASI_RXCTRL,
(1<<2) | (1<<5));
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_LASI_TXCTRL,
0);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_LASI_CTRL, 0x0006);
elink_cl45_read(cb, phy, MDIO_PMA_DEVAD,
MDIO_PMA_REG_8727_PCS_OPT_CTRL,
&val);
val |= (1<<12);
if (phy->flags & ELINK_FLAGS_NOC)
val |= (3<<5);
if (!(phy->flags & ELINK_FLAGS_NOC))
val &= 0xff8f;
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_8727_PCS_OPT_CTRL,
val);
break;
default:
ELINK_DEBUG_P1(cb, "Function 0x%x not supported by 8727\n",
action);
return;
}
}
#ifdef ELINK_ENHANCEMENTS
static void elink_set_e1e2_module_fault_led(struct elink_params *params,
u8 gpio_mode)
{
struct elink_dev *cb = params->cb;
u32 fault_led_gpio = REG_RD(cb, params->shmem_base +
OFFSETOF(struct shmem_region,
dev_info.port_hw_config[params->port].sfp_ctrl)) &
PORT_HW_CFG_FAULT_MODULE_LED_MASK;
switch (fault_led_gpio) {
case PORT_HW_CFG_FAULT_MODULE_LED_DISABLED:
return;
case PORT_HW_CFG_FAULT_MODULE_LED_GPIO0:
case PORT_HW_CFG_FAULT_MODULE_LED_GPIO1:
case PORT_HW_CFG_FAULT_MODULE_LED_GPIO2:
case PORT_HW_CFG_FAULT_MODULE_LED_GPIO3:
{
u8 gpio_port = elink_get_gpio_port(params);
u16 gpio_pin = fault_led_gpio -
PORT_HW_CFG_FAULT_MODULE_LED_GPIO0;
ELINK_DEBUG_P3(cb, "Set fault module-detected led "
"pin %x port %x mode %x\n",
gpio_pin, gpio_port, gpio_mode);
ELINK_SET_GPIO(cb, gpio_pin, gpio_mode, gpio_port);
}
break;
default:
ELINK_DEBUG_P1(cb, "Error: Invalid fault led mode 0x%x\n",
fault_led_gpio);
}
}
#endif
#endif
#endif
#ifdef ELINK_ENHANCEMENTS
static void elink_set_e3_module_fault_led(struct elink_params *params,
u8 gpio_mode)
{
u32 pin_cfg;
u8 port = params->port;
struct elink_dev *cb = params->cb;
pin_cfg = (REG_RD(cb, params->shmem_base +
OFFSETOF(struct shmem_region,
dev_info.port_hw_config[port].e3_sfp_ctrl)) &
PORT_HW_CFG_E3_FAULT_MDL_LED_MASK) >>
PORT_HW_CFG_E3_FAULT_MDL_LED_SHIFT;
ELINK_DEBUG_P2(cb, "Setting Fault LED to %d using pin cfg %d\n",
gpio_mode, pin_cfg);
elink_set_cfg_pin(cb, pin_cfg, gpio_mode);
}
static void elink_set_sfp_module_fault_led(struct elink_params *params,
u8 gpio_mode)
{
struct elink_dev *cb = params->cb;
ELINK_DEBUG_P1(cb, "Setting SFP+ module fault LED to %d\n", gpio_mode);
if (CHIP_IS_E3(params->chip_id)) {
elink_set_e3_module_fault_led(params, gpio_mode);
} else
elink_set_e1e2_module_fault_led(params, gpio_mode);
}
#endif
#ifndef EXCLUDE_WARPCORE
#ifndef EXCLUDE_NON_COMMON_INIT
static void elink_warpcore_hw_reset(struct elink_phy *phy,
struct elink_params *params)
{
struct elink_dev *cb = params->cb;
elink_warpcore_power_module(params, 0);
REG_WR(cb, MISC_REG_WC0_RESET, 0x0c0e);
REG_WR(cb, MISC_REG_LCPLL_E40_PWRDWN, 1);
REG_WR(cb, MISC_REG_LCPLL_E40_RESETB_ANA, 0);
REG_WR(cb, MISC_REG_LCPLL_E40_RESETB_DIG, 0);
}
#endif
#endif
#ifndef EXCLUDE_NON_COMMON_INIT
static void elink_power_sfp_module(struct elink_params *params,
struct elink_phy *phy,
u8 power)
{
#ifdef ELINK_DEBUG
struct elink_dev *cb = params->cb;
#endif
ELINK_DEBUG_P1(cb, "Setting SFP+ power to %x\n", power);
switch (phy->type) {
#ifndef EXCLUDE_BCM8727_BCM8073
case PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727:
case PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8722:
elink_8727_power_module(params->cb, phy, power);
break;
#endif
#ifndef EXCLUDE_WARPCORE
case PORT_HW_CFG_XGXS_EXT_PHY_TYPE_DIRECT:
elink_warpcore_power_module(params, power);
break;
#endif
default:
break;
}
}
#ifndef EXCLUDE_WARPCORE
static void elink_warpcore_set_limiting_mode(struct elink_params *params,
struct elink_phy *phy,
u16 edc_mode)
{
u16 val = 0;
u16 mode = MDIO_WC_REG_UC_INFO_B1_FIRMWARE_MODE_DEFAULT;
struct elink_dev *cb = params->cb;
u8 lane = elink_get_warpcore_lane(phy, params);
elink_cl45_read(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_UC_INFO_B1_FIRMWARE_MODE, &val);
val &= ~(0xf << (lane << 2));
switch (edc_mode) {
case ELINK_EDC_MODE_LINEAR:
case ELINK_EDC_MODE_LIMITING:
mode = MDIO_WC_REG_UC_INFO_B1_FIRMWARE_MODE_DEFAULT;
break;
case ELINK_EDC_MODE_PASSIVE_DAC:
case ELINK_EDC_MODE_ACTIVE_DAC:
mode = MDIO_WC_REG_UC_INFO_B1_FIRMWARE_MODE_SFP_DAC;
break;
default:
break;
}
val |= (mode << (lane << 2));
elink_cl45_write(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_UC_INFO_B1_FIRMWARE_MODE, val);
elink_cl45_read(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_UC_INFO_B1_FIRMWARE_MODE, &val);
elink_warpcore_reset_lane(cb, phy, 1);
elink_warpcore_reset_lane(cb, phy, 0);
}
#endif
static void elink_set_limiting_mode(struct elink_params *params,
struct elink_phy *phy,
u16 edc_mode)
{
switch (phy->type) {
#ifndef EXCLUDE_BCM87x6
case PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8726:
elink_8726_set_limiting_mode(params->cb, phy, edc_mode);
break;
#endif
#ifndef EXCLUDE_BCM8727_BCM8073
case PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727:
case PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8722:
elink_8727_set_limiting_mode(params->cb, phy, edc_mode);
break;
#endif
#ifndef EXCLUDE_WARPCORE
case PORT_HW_CFG_XGXS_EXT_PHY_TYPE_DIRECT:
elink_warpcore_set_limiting_mode(params, phy, edc_mode);
break;
#endif
}
}
elink_status_t elink_sfp_module_detection(struct elink_phy *phy,
struct elink_params *params)
{
struct elink_dev *cb = params->cb;
u16 edc_mode;
elink_status_t rc = ELINK_STATUS_OK;
u32 val = REG_RD(cb, params->shmem_base +
OFFSETOF(struct shmem_region, dev_info.
port_feature_config[params->port].config));
elink_sfp_set_transmitter(params, phy, 1);
ELINK_DEBUG_P1(cb, "SFP+ module plugged in/out detected on port %d\n",
params->port);
elink_power_sfp_module(params, phy, 1);
if (elink_get_edc_mode(phy, params, &edc_mode) != 0) {
ELINK_DEBUG_P0(cb, "Failed to get valid module type\n");
return ELINK_STATUS_ERROR;
#ifdef ELINK_ENHANCEMENTS
} else if (elink_verify_sfp_module(phy, params) != 0) {
ELINK_DEBUG_P0(cb, "Module verification failed!!\n");
rc = ELINK_STATUS_ERROR;
elink_set_sfp_module_fault_led(params,
MISC_REGISTERS_GPIO_HIGH);
if ((val & PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_MASK) ==
PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_POWER_DOWN) {
ELINK_DEBUG_P0(cb, "Shutdown SFP+ module!!\n");
elink_power_sfp_module(params, phy, 0);
return rc;
}
} else {
elink_set_sfp_module_fault_led(params, MISC_REGISTERS_GPIO_LOW);
#endif
}
elink_set_limiting_mode(params, phy, edc_mode);
if ((rc != 0) &&
((val & PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_MASK) ==
PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_DISABLE_TX_LASER))
elink_sfp_set_transmitter(params, phy, 0);
return rc;
}
#endif
#ifdef ELINK_ENHANCEMENTS
void elink_handle_module_detect_int(struct elink_params *params)
{
struct elink_dev *cb = params->cb;
struct elink_phy *phy;
u32 gpio_val;
u8 gpio_num, gpio_port;
if (CHIP_IS_E3(params->chip_id)) {
phy = ¶ms->phy[ELINK_INT_PHY];
elink_sfp_set_transmitter(params, phy, 1);
} else {
phy = ¶ms->phy[ELINK_EXT_PHY1];
}
if (elink_get_mod_abs_int_cfg(cb, params->chip_id, params->shmem_base,
params->port, &gpio_num, &gpio_port) ==
ELINK_STATUS_ERROR) {
ELINK_DEBUG_P0(cb, "Failed to get MOD_ABS interrupt config\n");
return;
}
elink_set_sfp_module_fault_led(params, MISC_REGISTERS_GPIO_HIGH);
gpio_val = ELINK_GET_GPIO(cb, gpio_num, gpio_port);
if (gpio_val == 0) {
#ifdef ELINK_AUX_POWER
phy->flags |= ELINK_FLAGS_SFP_MODULE_PLUGGED_IN_WC;
#endif
elink_set_mdio_emac_per_phy(cb, params);
elink_set_aer_mmd(params, phy);
elink_power_sfp_module(params, phy, 1);
ELINK_SET_GPIO_INT(cb, gpio_num,
MISC_REGISTERS_GPIO_INT_OUTPUT_CLR,
gpio_port);
if (elink_wait_for_sfp_module_initialized(phy, params) == 0) {
elink_sfp_module_detection(phy, params);
if (CHIP_IS_E3(params->chip_id)) {
u16 rx_tx_in_reset;
elink_cl45_read(cb, phy,
MDIO_WC_DEVAD,
MDIO_WC_REG_DIGITAL5_MISC6,
&rx_tx_in_reset);
if ((!rx_tx_in_reset) &&
(params->link_flags &
ELINK_PHY_INITIALIZED)) {
elink_warpcore_reset_lane(cb, phy, 1);
elink_warpcore_config_sfi(phy, params);
elink_warpcore_reset_lane(cb, phy, 0);
}
}
} else {
ELINK_DEBUG_P0(cb, "SFP+ module is not initialized\n");
}
} else {
#ifdef ELINK_AUX_POWER
phy->flags &= ~ELINK_FLAGS_SFP_MODULE_PLUGGED_IN_WC;
#endif
ELINK_SET_GPIO_INT(cb, gpio_num,
MISC_REGISTERS_GPIO_INT_OUTPUT_SET,
gpio_port);
phy->media_type = ELINK_ETH_PHY_NOT_PRESENT;
}
}
#endif
#ifndef EXCLUDE_NON_COMMON_INIT
#if !defined(EXCLUDE_BCM87x6) || !defined(EXCLUDE_BCM8727_BCM8073)
static void elink_sfp_mask_fault(struct elink_dev *cb,
struct elink_phy *phy,
u16 alarm_status_offset,
u16 alarm_ctrl_offset)
{
u16 alarm_status, val;
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD, alarm_status_offset,
&alarm_status);
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD, alarm_status_offset,
&alarm_status);
elink_cl45_read(cb, phy, MDIO_PMA_DEVAD, alarm_ctrl_offset, &val);
if (alarm_status & (1<<0))
val &= ~(1<<0);
else
val |= (1<<0);
elink_cl45_write(cb, phy, MDIO_PMA_DEVAD, alarm_ctrl_offset, val);
}
#endif
#ifndef EXCLUDE_BCM87x6
static u8 elink_8706_8726_read_status(struct elink_phy *phy,
struct elink_params *params,
struct elink_vars *vars)
{
u8 link_up = 0;
u16 val1, val2, rx_sd, pcs_status;
struct elink_dev *cb = params->cb;
ELINK_DEBUG_P0(cb, "XGXS 8706/8726\n");
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_LASI_RXSTAT, &val2);
elink_sfp_mask_fault(cb, phy, MDIO_PMA_LASI_TXSTAT,
MDIO_PMA_LASI_TXCTRL);
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_LASI_STAT, &val1);
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_LASI_STAT, &val2);
ELINK_DEBUG_P2(cb, "8706/8726 LASI status 0x%x--> 0x%x\n", val1, val2);
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_RX_SD, &rx_sd);
elink_cl45_read(cb, phy,
MDIO_PCS_DEVAD, MDIO_PCS_REG_STATUS, &pcs_status);
elink_cl45_read(cb, phy,
MDIO_AN_DEVAD, MDIO_AN_REG_LINK_STATUS, &val2);
elink_cl45_read(cb, phy,
MDIO_AN_DEVAD, MDIO_AN_REG_LINK_STATUS, &val2);
ELINK_DEBUG_P3(cb, "8706/8726 rx_sd 0x%x pcs_status 0x%x 1Gbps"
" link_status 0x%x\n", rx_sd, pcs_status, val2);
link_up = ((rx_sd & pcs_status & 0x1) || (val2 & (1<<1)));
if (link_up) {
if (val2 & (1<<1))
vars->line_speed = ELINK_SPEED_1000;
else
vars->line_speed = ELINK_SPEED_10000;
elink_ext_phy_resolve_fc(phy, params, vars);
vars->duplex = DUPLEX_FULL;
}
if (vars->line_speed == ELINK_SPEED_10000) {
elink_cl45_read(cb, phy, MDIO_PMA_DEVAD,
MDIO_PMA_LASI_TXSTAT, &val1);
elink_cl45_read(cb, phy, MDIO_PMA_DEVAD,
MDIO_PMA_LASI_TXSTAT, &val1);
if (val1 & (1<<0))
vars->fault_detected = 1;
}
return link_up;
}
static elink_status_t
elink_8706_config_init(struct elink_phy *phy, struct elink_params *params,
struct elink_vars *vars)
{
u32 tx_en_mode;
u16 cnt, val, tmp1;
struct elink_dev *cb = params->cb;
ELINK_SET_GPIO(cb, MISC_REGISTERS_GPIO_2,
MISC_REGISTERS_GPIO_OUTPUT_HIGH, params->port);
elink_ext_phy_hw_reset(cb, params->port);
elink_cl45_write(cb, phy, MDIO_PMA_DEVAD, MDIO_PMA_REG_CTRL, 0xa040);
elink_wait_reset_complete(cb, phy, params);
for (cnt = 0; cnt < 100; cnt++) {
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_ROM_VER1, &val);
if (val)
break;
MSLEEP(cb, 10);
}
ELINK_DEBUG_P1(cb, "XGXS 8706 is initialized after %d ms\n", cnt);
if ((params->feature_config_flags &
ELINK_FEATURE_CONFIG_OVERRIDE_PREEMPHASIS_ENABLED)) {
u8 i;
u16 reg;
for (i = 0; i < 4; i++) {
reg = MDIO_XS_8706_REG_BANK_RX0 +
i*(MDIO_XS_8706_REG_BANK_RX1 -
MDIO_XS_8706_REG_BANK_RX0);
elink_cl45_read(cb, phy, MDIO_XS_DEVAD, reg, &val);
val &= ~0x7;
val |= (phy->rx_preemphasis[i] & 0x7);
ELINK_DEBUG_P2(cb, "Setting RX Equalizer to BCM8706"
" reg 0x%x <-- val 0x%x\n", reg, val);
elink_cl45_write(cb, phy, MDIO_XS_DEVAD, reg, val);
}
}
if (phy->req_line_speed == ELINK_SPEED_10000) {
ELINK_DEBUG_P0(cb, "XGXS 8706 force 10Gbps\n");
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_DIGITAL_CTRL, 0x400);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_LASI_TXCTRL,
0);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_LASI_CTRL, 3);
} else {
ELINK_DEBUG_P0(cb, "XGXS 8706 AutoNeg\n");
elink_cl45_write(cb, phy,
MDIO_AN_DEVAD, MDIO_AN_REG_CL37_CL73, 0x040c);
elink_cl45_write(cb, phy,
MDIO_AN_DEVAD, MDIO_AN_REG_CL37_FC_LP, 0x0020);
elink_cl45_write(cb, phy,
MDIO_AN_DEVAD, MDIO_AN_REG_CL37_AN, 0x1000);
elink_cl45_write(cb, phy,
MDIO_AN_DEVAD, MDIO_AN_REG_ADV, (1<<5));
elink_cl45_write(cb, phy,
MDIO_AN_DEVAD, MDIO_AN_REG_CTRL, 0x1200);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_LASI_RXCTRL,
0x0400);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_LASI_CTRL,
0x0004);
}
elink_save_bcm_spirom_ver(cb, phy, params->port);
tx_en_mode = REG_RD(cb, params->shmem_base +
OFFSETOF(struct shmem_region,
dev_info.port_hw_config[params->port].sfp_ctrl))
& PORT_HW_CFG_TX_LASER_MASK;
if (tx_en_mode == PORT_HW_CFG_TX_LASER_GPIO0) {
ELINK_DEBUG_P0(cb, "Enabling TXONOFF_PWRDN_DIS\n");
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_DIGITAL_CTRL, &tmp1);
tmp1 |= 0x1;
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_DIGITAL_CTRL, tmp1);
}
return ELINK_STATUS_OK;
}
static elink_status_t
elink_8706_read_status(struct elink_phy *phy, struct elink_params *params,
struct elink_vars *vars)
{
return elink_8706_8726_read_status(phy, params, vars);
}
static void elink_8726_config_loopback(struct elink_phy *phy,
struct elink_params *params)
{
struct elink_dev *cb = params->cb;
ELINK_DEBUG_P0(cb, "PMA/PMD ext_phy_loopback: 8726\n");
elink_cl45_write(cb, phy, MDIO_PMA_DEVAD, MDIO_PMA_REG_CTRL, 0x0001);
}
static void elink_8726_external_rom_boot(struct elink_phy *phy,
struct elink_params *params)
{
struct elink_dev *cb = params->cb;
MSLEEP(cb, 100);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_GEN_CTRL, 0x018B);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_GEN_CTRL,
MDIO_PMA_REG_GEN_CTRL_ROM_MICRO_RESET);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_MISC_CTRL1, 0x0001);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_GEN_CTRL,
MDIO_PMA_REG_GEN_CTRL_ROM_RESET_INTERNAL_MP);
MSLEEP(cb, 150);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_MISC_CTRL1, 0x0000);
MSLEEP(cb, 200);
elink_save_bcm_spirom_ver(cb, phy, params->port);
}
static elink_status_t
elink_8726_read_status(struct elink_phy *phy, struct elink_params *params,
struct elink_vars *vars)
{
struct elink_dev *cb = params->cb;
u16 val1;
u8 link_up = elink_8706_8726_read_status(phy, params, vars);
if (link_up) {
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_PHY_IDENTIFIER,
&val1);
if (val1 & (1<<15)) {
ELINK_DEBUG_P0(cb, "Tx is disabled\n");
link_up = 0;
vars->line_speed = 0;
}
}
return link_up;
}
static elink_status_t
elink_8726_config_init(struct elink_phy *phy, struct elink_params *params,
struct elink_vars *vars)
{
struct elink_dev *cb = params->cb;
ELINK_DEBUG_P0(cb, "Initializing BCM8726\n");
elink_cl45_write(cb, phy, MDIO_PMA_DEVAD, MDIO_PMA_REG_CTRL, 1<<15);
elink_wait_reset_complete(cb, phy, params);
elink_8726_external_rom_boot(phy, params);
elink_sfp_module_detection(phy, params);
if (phy->req_line_speed == ELINK_SPEED_1000) {
ELINK_DEBUG_P0(cb, "Setting 1G force\n");
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_CTRL, 0x40);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_10G_CTRL2, 0xD);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_LASI_CTRL, 0x5);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_LASI_RXCTRL,
0x400);
} else if ((phy->req_line_speed == ELINK_SPEED_AUTO_NEG) &&
(phy->speed_cap_mask &
PORT_HW_CFG_SPEED_CAPABILITY_D0_1G) &&
((phy->speed_cap_mask &
PORT_HW_CFG_SPEED_CAPABILITY_D0_10G) !=
PORT_HW_CFG_SPEED_CAPABILITY_D0_10G)) {
ELINK_DEBUG_P0(cb, "Setting 1G clause37\n");
elink_ext_phy_set_pause(params, phy, vars);
elink_cl45_write(cb, phy,
MDIO_AN_DEVAD, MDIO_AN_REG_ADV, 0x20);
elink_cl45_write(cb, phy,
MDIO_AN_DEVAD, MDIO_AN_REG_CL37_CL73, 0x040c);
elink_cl45_write(cb, phy,
MDIO_AN_DEVAD, MDIO_AN_REG_CL37_FC_LD, 0x0020);
elink_cl45_write(cb, phy,
MDIO_AN_DEVAD, MDIO_AN_REG_CL37_AN, 0x1000);
elink_cl45_write(cb, phy,
MDIO_AN_DEVAD, MDIO_AN_REG_CTRL, 0x1200);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_LASI_CTRL, 0x4);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_LASI_RXCTRL,
0x400);
} else {
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_LASI_CTRL, 1);
}
if ((params->feature_config_flags &
ELINK_FEATURE_CONFIG_OVERRIDE_PREEMPHASIS_ENABLED)) {
ELINK_DEBUG_P2(cb,
"Setting TX_CTRL1 0x%x, TX_CTRL2 0x%x\n",
phy->tx_preemphasis[0],
phy->tx_preemphasis[1]);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8726_TX_CTRL1,
phy->tx_preemphasis[0]);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8726_TX_CTRL2,
phy->tx_preemphasis[1]);
}
return ELINK_STATUS_OK;
}
static void elink_8726_link_reset(struct elink_phy *phy,
struct elink_params *params)
{
#ifndef EXCLUDE_LINK_RESET
struct elink_dev *cb = params->cb;
ELINK_DEBUG_P1(cb, "elink_8726_link_reset port %d\n", params->port);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_GEN_CTRL, 0x0001);
#endif
}
#endif
#ifndef EXCLUDE_BCM8727_BCM8073
static void elink_8727_set_link_led(struct elink_phy *phy,
struct elink_params *params, u8 mode)
{
struct elink_dev *cb = params->cb;
u16 led_mode_bitmask = 0;
u16 gpio_pins_bitmask = 0;
u16 val;
if (!(phy->flags & ELINK_FLAGS_NOC))
return;
switch (mode) {
case ELINK_LED_MODE_FRONT_PANEL_OFF:
case ELINK_LED_MODE_OFF:
led_mode_bitmask = 0;
gpio_pins_bitmask = 0x03;
break;
case ELINK_LED_MODE_ON:
led_mode_bitmask = 0;
gpio_pins_bitmask = 0x02;
break;
case ELINK_LED_MODE_OPER:
led_mode_bitmask = 0x60;
gpio_pins_bitmask = 0x11;
break;
}
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8727_PCS_OPT_CTRL,
&val);
val &= 0xff8f;
val |= led_mode_bitmask;
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8727_PCS_OPT_CTRL,
val);
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8727_GPIO_CTRL,
&val);
val &= 0xffe0;
val |= gpio_pins_bitmask;
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8727_GPIO_CTRL,
val);
}
static void elink_8727_hw_reset(struct elink_phy *phy,
struct elink_params *params) {
u32 swap_val, swap_override;
u8 port;
struct elink_dev *cb = params->cb;
swap_val = REG_RD(cb, NIG_REG_PORT_SWAP);
swap_override = REG_RD(cb, NIG_REG_STRAP_OVERRIDE);
port = (swap_val && swap_override) ^ 1;
ELINK_SET_GPIO(cb, MISC_REGISTERS_GPIO_1,
MISC_REGISTERS_GPIO_OUTPUT_LOW, port);
}
static void elink_8727_config_speed(struct elink_phy *phy,
struct elink_params *params)
{
struct elink_dev *cb = params->cb;
u16 tmp1, val;
if ((phy->req_line_speed == ELINK_SPEED_1000) ||
(phy->media_type == ELINK_ETH_PHY_SFP_1G_FIBER)) {
ELINK_DEBUG_P0(cb, "Setting 1G force\n");
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_CTRL, 0x40);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_10G_CTRL2, 0xD);
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_10G_CTRL2, &tmp1);
ELINK_DEBUG_P1(cb, "1.7 = 0x%x\n", tmp1);
if (ELINK_DUAL_MEDIA(params)) {
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8727_PCS_GP, &val);
val |= (3<<10);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8727_PCS_GP, val);
}
} else if ((phy->req_line_speed == ELINK_SPEED_AUTO_NEG) &&
((phy->speed_cap_mask &
PORT_HW_CFG_SPEED_CAPABILITY_D0_1G)) &&
((phy->speed_cap_mask &
PORT_HW_CFG_SPEED_CAPABILITY_D0_10G) !=
PORT_HW_CFG_SPEED_CAPABILITY_D0_10G)) {
ELINK_DEBUG_P0(cb, "Setting 1G clause37\n");
elink_cl45_write(cb, phy,
MDIO_AN_DEVAD, MDIO_AN_REG_8727_MISC_CTRL, 0);
elink_cl45_write(cb, phy,
MDIO_AN_DEVAD, MDIO_AN_REG_CL37_AN, 0x1300);
} else {
elink_cl45_write(cb, phy,
MDIO_AN_DEVAD, MDIO_AN_REG_8727_MISC_CTRL,
0x0020);
elink_cl45_write(cb, phy,
MDIO_AN_DEVAD, MDIO_AN_REG_CL37_AN, 0x0100);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_CTRL, 0x2040);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_10G_CTRL2,
0x0008);
}
}
static elink_status_t
elink_8727_config_init(struct elink_phy *phy, struct elink_params *params,
struct elink_vars *vars)
{
u32 tx_en_mode;
u16 tmp1, mod_abs, tmp2;
struct elink_dev *cb = params->cb;
elink_wait_reset_complete(cb, phy, params);
ELINK_DEBUG_P0(cb, "Initializing BCM8727\n");
elink_8727_specific_func(phy, params, ELINK_PHY_INIT);
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_PHY_IDENTIFIER, &mod_abs);
mod_abs &= ~(1<<8);
if (!(phy->flags & ELINK_FLAGS_NOC))
mod_abs &= ~(1<<9);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_PHY_IDENTIFIER, mod_abs);
elink_set_disable_pmd_transmit(params, phy, 0);
elink_8727_power_module(cb, phy, 1);
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_M8051_MSGOUT_REG, &tmp1);
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_LASI_RXSTAT, &tmp1);
elink_8727_config_speed(phy, params);
if ((params->feature_config_flags &
ELINK_FEATURE_CONFIG_OVERRIDE_PREEMPHASIS_ENABLED)) {
ELINK_DEBUG_P2(cb, "Setting TX_CTRL1 0x%x, TX_CTRL2 0x%x\n",
phy->tx_preemphasis[0],
phy->tx_preemphasis[1]);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_8727_TX_CTRL1,
phy->tx_preemphasis[0]);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_8727_TX_CTRL2,
phy->tx_preemphasis[1]);
}
tx_en_mode = REG_RD(cb, params->shmem_base +
OFFSETOF(struct shmem_region,
dev_info.port_hw_config[params->port].sfp_ctrl))
& PORT_HW_CFG_TX_LASER_MASK;
if (tx_en_mode == PORT_HW_CFG_TX_LASER_GPIO0) {
ELINK_DEBUG_P0(cb, "Enabling TXONOFF_PWRDN_DIS\n");
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_8727_OPT_CFG_REG, &tmp2);
tmp2 |= 0x1000;
tmp2 &= 0xFFEF;
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_8727_OPT_CFG_REG, tmp2);
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_PHY_IDENTIFIER,
&tmp2);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_PHY_IDENTIFIER,
(tmp2 & 0x7fff));
}
return ELINK_STATUS_OK;
}
static void elink_8727_handle_mod_abs(struct elink_phy *phy,
struct elink_params *params)
{
struct elink_dev *cb = params->cb;
u16 mod_abs, rx_alarm_status;
u32 val = REG_RD(cb, params->shmem_base +
OFFSETOF(struct shmem_region, dev_info.
port_feature_config[params->port].
config));
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_PHY_IDENTIFIER, &mod_abs);
if (mod_abs & (1<<8)) {
ELINK_DEBUG_P0(cb,
"MOD_ABS indication show module is absent\n");
phy->media_type = ELINK_ETH_PHY_NOT_PRESENT;
mod_abs &= ~(1<<8);
if (!(phy->flags & ELINK_FLAGS_NOC))
mod_abs &= ~(1<<9);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_PHY_IDENTIFIER, mod_abs);
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_LASI_RXSTAT, &rx_alarm_status);
} else {
ELINK_DEBUG_P0(cb,
"MOD_ABS indication show module is present\n");
mod_abs |= (1<<8);
if (!(phy->flags & ELINK_FLAGS_NOC))
mod_abs |= (1<<9);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_PHY_IDENTIFIER, mod_abs);
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_LASI_RXSTAT, &rx_alarm_status);
if ((val & PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_MASK) ==
PORT_FEAT_CFG_OPT_MDL_ENFRCMNT_DISABLE_TX_LASER)
elink_sfp_set_transmitter(params, phy, 0);
if (elink_wait_for_sfp_module_initialized(phy, params) == 0)
elink_sfp_module_detection(phy, params);
else
ELINK_DEBUG_P0(cb, "SFP+ module is not initialized\n");
elink_8727_config_speed(phy, params);
}
ELINK_DEBUG_P1(cb, "8727 RX_ALARM_STATUS 0x%x\n",
rx_alarm_status);
}
static elink_status_t
elink_8727_read_status(struct elink_phy *phy, struct elink_params *params,
struct elink_vars *vars)
{
struct elink_dev *cb = params->cb;
u8 link_up = 0;
u16 link_status = 0;
u16 rx_alarm_status, lasi_ctrl, val1;
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_LASI_CTRL,
&lasi_ctrl);
if (!lasi_ctrl)
return 0;
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_LASI_RXSTAT,
&rx_alarm_status);
vars->line_speed = 0;
ELINK_DEBUG_P1(cb, "8727 RX_ALARM_STATUS 0x%x\n", rx_alarm_status);
elink_sfp_mask_fault(cb, phy, MDIO_PMA_LASI_TXSTAT,
MDIO_PMA_LASI_TXCTRL);
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_LASI_STAT, &val1);
ELINK_DEBUG_P1(cb, "8727 LASI status 0x%x\n", val1);
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_M8051_MSGOUT_REG, &val1);
if (!(phy->flags & ELINK_FLAGS_NOC) && !(rx_alarm_status & (1<<5))) {
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_8727_GPIO_CTRL,
&val1);
if ((val1 & (1<<8)) == 0) {
#ifndef ELINK_AUX_POWER
u8 oc_port = params->port;
if (!CHIP_IS_E1X(params->chip_id))
oc_port = PATH_ID(cb) + (params->port << 1);
ELINK_DEBUG_P1(cb,
"8727 Power fault has been detected on port %d\n",
oc_port);
elink_cb_event_log(cb, ELINK_LOG_ID_OVER_CURRENT, oc_port);
#endif
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_LASI_RXCTRL, (1<<5));
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_PHY_IDENTIFIER, &val1);
val1 |= (1<<8);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_PHY_IDENTIFIER, val1);
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_LASI_RXSTAT, &rx_alarm_status);
elink_8727_power_module(params->cb, phy, 0);
return 0;
}
}
if (rx_alarm_status & (1<<5)) {
elink_8727_handle_mod_abs(phy, params);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_LASI_RXCTRL,
((1<<5) | (1<<2)));
}
if (!(phy->flags & ELINK_FLAGS_SFP_NOT_APPROVED)) {
ELINK_DEBUG_P0(cb, "Enabling 8727 TX laser\n");
elink_sfp_set_transmitter(params, phy, 1);
} else {
ELINK_DEBUG_P0(cb, "Tx is disabled\n");
return 0;
}
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8073_SPEED_LINK_STATUS, &link_status);
if ((link_status & (1<<2)) && (!(link_status & (1<<15)))) {
link_up = 1;
vars->line_speed = ELINK_SPEED_10000;
ELINK_DEBUG_P1(cb, "port %x: External link up in 10G\n",
params->port);
} else if ((link_status & (1<<0)) && (!(link_status & (1<<13)))) {
link_up = 1;
vars->line_speed = ELINK_SPEED_1000;
ELINK_DEBUG_P1(cb, "port %x: External link up in 1G\n",
params->port);
} else {
link_up = 0;
ELINK_DEBUG_P1(cb, "port %x: External link is down\n",
params->port);
}
if (vars->line_speed == ELINK_SPEED_10000) {
elink_cl45_read(cb, phy, MDIO_PMA_DEVAD,
MDIO_PMA_LASI_TXSTAT, &val1);
elink_cl45_read(cb, phy, MDIO_PMA_DEVAD,
MDIO_PMA_LASI_TXSTAT, &val1);
if (val1 & (1<<0)) {
vars->fault_detected = 1;
}
}
if (link_up) {
elink_ext_phy_resolve_fc(phy, params, vars);
vars->duplex = DUPLEX_FULL;
ELINK_DEBUG_P1(cb, "duplex = 0x%x\n", vars->duplex);
}
if ((ELINK_DUAL_MEDIA(params)) &&
(phy->req_line_speed == ELINK_SPEED_1000)) {
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8727_PCS_GP, &val1);
if (link_up)
val1 &= ~(3<<10);
else
val1 |= (3<<10);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8727_PCS_GP, val1);
}
return link_up;
}
static void elink_8727_link_reset(struct elink_phy *phy,
struct elink_params *params)
{
#ifndef EXCLUDE_LINK_RESET
struct elink_dev *cb = params->cb;
elink_set_disable_pmd_transmit(params, phy, 1);
elink_sfp_set_transmitter(params, phy, 0);
elink_cl45_write(cb, phy, MDIO_PMA_DEVAD, MDIO_PMA_LASI_CTRL, 0);
#endif
}
#endif
#endif
#if !defined(EXCLUDE_BCM8481) || !defined(EXCLUDE_BCM84833)
static void elink_save_848xx_spirom_version(struct elink_phy *phy,
struct elink_dev *cb,
u8 port)
{
#ifndef EXCLUDE_BCM8481
u16 val, fw_ver2, cnt, i;
static struct elink_reg_set reg_set[] = {
{MDIO_PMA_DEVAD, 0xA819, 0x0014},
{MDIO_PMA_DEVAD, 0xA81A, 0xc200},
{MDIO_PMA_DEVAD, 0xA81B, 0x0000},
{MDIO_PMA_DEVAD, 0xA81C, 0x0300},
{MDIO_PMA_DEVAD, 0xA817, 0x0009}
};
#endif
u16 fw_ver1;
if ((phy->type == PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84833) ||
(phy->type == PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84834)) {
elink_cl45_read(cb, phy, MDIO_CTL_DEVAD, 0x400f, &fw_ver1);
elink_save_spirom_version(cb, port, fw_ver1 & 0xfff,
phy->ver_addr);
} else {
#ifndef EXCLUDE_BCM8481
for (i = 0; i < ARRAY_SIZE(reg_set); i++)
elink_cl45_write(cb, phy, reg_set[i].devad,
reg_set[i].reg, reg_set[i].val);
for (cnt = 0; cnt < 100; cnt++) {
elink_cl45_read(cb, phy, MDIO_PMA_DEVAD, 0xA818, &val);
if (val & 1)
break;
USLEEP(cb, 5);
}
if (cnt == 100) {
ELINK_DEBUG_P0(cb, "Unable to read 848xx "
"phy fw version(1)\n");
elink_save_spirom_version(cb, port, 0,
phy->ver_addr);
return;
}
elink_cl45_write(cb, phy, MDIO_PMA_DEVAD, 0xA819, 0x0000);
elink_cl45_write(cb, phy, MDIO_PMA_DEVAD, 0xA81A, 0xc200);
elink_cl45_write(cb, phy, MDIO_PMA_DEVAD, 0xA817, 0x000A);
for (cnt = 0; cnt < 100; cnt++) {
elink_cl45_read(cb, phy, MDIO_PMA_DEVAD, 0xA818, &val);
if (val & 1)
break;
USLEEP(cb, 5);
}
if (cnt == 100) {
ELINK_DEBUG_P0(cb, "Unable to read 848xx phy fw "
"version(2)\n");
elink_save_spirom_version(cb, port, 0,
phy->ver_addr);
return;
}
elink_cl45_read(cb, phy, MDIO_PMA_DEVAD, 0xA81B, &fw_ver1);
elink_cl45_read(cb, phy, MDIO_PMA_DEVAD, 0xA81C, &fw_ver2);
elink_save_spirom_version(cb, port, (fw_ver2<<16) | fw_ver1,
phy->ver_addr);
#endif
}
}
#ifndef EXCLUDE_NON_COMMON_INIT
static void elink_848xx_set_led(struct elink_dev *cb,
struct elink_phy *phy)
{
u16 val, offset, i;
static struct elink_reg_set reg_set[] = {
{MDIO_PMA_DEVAD, MDIO_PMA_REG_8481_LED1_MASK, 0x0080},
{MDIO_PMA_DEVAD, MDIO_PMA_REG_8481_LED2_MASK, 0x0018},
{MDIO_PMA_DEVAD, MDIO_PMA_REG_8481_LED3_MASK, 0x0006},
{MDIO_PMA_DEVAD, MDIO_PMA_REG_8481_LED3_BLINK, 0x0000},
{MDIO_PMA_DEVAD, MDIO_PMA_REG_84823_CTL_SLOW_CLK_CNT_HIGH,
MDIO_PMA_REG_84823_BLINK_RATE_VAL_15P9HZ},
{MDIO_AN_DEVAD, 0xFFFB, 0xFFFD}
};
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8481_LINK_SIGNAL, &val);
val &= 0xFE00;
val |= 0x0092;
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8481_LINK_SIGNAL, val);
for (i = 0; i < ARRAY_SIZE(reg_set); i++)
elink_cl45_write(cb, phy, reg_set[i].devad, reg_set[i].reg,
reg_set[i].val);
if ((phy->type == PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84833) ||
(phy->type == PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84834))
offset = MDIO_PMA_REG_84833_CTL_LED_CTL_1;
else
offset = MDIO_PMA_REG_84823_CTL_LED_CTL_1;
elink_cl45_read_or_write(cb, phy,
MDIO_PMA_DEVAD, offset,
MDIO_PMA_REG_84823_LED3_STRETCH_EN);
}
static void elink_848xx_specific_func(struct elink_phy *phy,
struct elink_params *params,
u32 action)
{
struct elink_dev *cb = params->cb;
switch (action) {
case ELINK_PHY_INIT:
if ((phy->type != PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84833) &&
(phy->type != PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84834)) {
elink_save_848xx_spirom_version(phy, cb, params->port);
}
elink_bits_en(cb, NIG_REG_LATCH_BC_0 + params->port*4,
1 << ELINK_NIG_LATCH_BC_ENABLE_MI_INT);
elink_848xx_set_led(cb, phy);
break;
}
}
static elink_status_t elink_848xx_cmn_config_init(struct elink_phy *phy,
struct elink_params *params,
struct elink_vars *vars)
{
struct elink_dev *cb = params->cb;
u16 autoneg_val, an_1000_val, an_10_100_val;
elink_848xx_specific_func(phy, params, ELINK_PHY_INIT);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_CTRL, 0x0000);
elink_cl45_read(cb, phy,
MDIO_AN_DEVAD, MDIO_AN_REG_8481_1000T_CTRL,
&an_1000_val);
elink_ext_phy_set_pause(params, phy, vars);
elink_cl45_read(cb, phy,
MDIO_AN_DEVAD,
MDIO_AN_REG_8481_LEGACY_AN_ADV,
&an_10_100_val);
elink_cl45_read(cb, phy,
MDIO_AN_DEVAD, MDIO_AN_REG_8481_LEGACY_MII_CTRL,
&autoneg_val);
autoneg_val &= ~((1<<6) | (1<<8) | (1<<9) | (1<<12) | (1<<13));
an_10_100_val &= ~((1<<5) | (1<<6) | (1<<7) | (1<<8));
if (((phy->req_line_speed == ELINK_SPEED_AUTO_NEG) &&
(phy->speed_cap_mask &
PORT_HW_CFG_SPEED_CAPABILITY_D0_1G)) ||
(phy->req_line_speed == ELINK_SPEED_1000)) {
an_1000_val |= (1<<8);
autoneg_val |= (1<<9 | 1<<12);
if (phy->req_duplex == DUPLEX_FULL)
an_1000_val |= (1<<9);
ELINK_DEBUG_P0(cb, "Advertising 1G\n");
} else
an_1000_val &= ~((1<<8) | (1<<9));
elink_cl45_write(cb, phy,
MDIO_AN_DEVAD, MDIO_AN_REG_8481_1000T_CTRL,
an_1000_val);
if (phy->req_line_speed == ELINK_SPEED_AUTO_NEG) {
if (phy->speed_cap_mask &
PORT_HW_CFG_SPEED_CAPABILITY_D0_100M_FULL) {
autoneg_val |= (1<<9 | 1<<12);
an_10_100_val |= (1<<8);
ELINK_DEBUG_P0(cb, "Advertising 100M-FD\n");
}
if (phy->speed_cap_mask &
PORT_HW_CFG_SPEED_CAPABILITY_D0_100M_HALF) {
autoneg_val |= (1<<9 | 1<<12);
an_10_100_val |= (1<<7);
ELINK_DEBUG_P0(cb, "Advertising 100M-HD\n");
}
if ((phy->speed_cap_mask &
PORT_HW_CFG_SPEED_CAPABILITY_D0_10M_FULL) &&
(phy->supported & ELINK_SUPPORTED_10baseT_Full)) {
an_10_100_val |= (1<<6);
autoneg_val |= (1<<9 | 1<<12);
ELINK_DEBUG_P0(cb, "Advertising 10M-FD\n");
}
if ((phy->speed_cap_mask &
PORT_HW_CFG_SPEED_CAPABILITY_D0_10M_HALF) &&
(phy->supported & ELINK_SUPPORTED_10baseT_Half)) {
an_10_100_val |= (1<<5);
autoneg_val |= (1<<9 | 1<<12);
ELINK_DEBUG_P0(cb, "Advertising 10M-HD\n");
}
}
if ((phy->req_line_speed == ELINK_SPEED_100) &&
(phy->supported &
(ELINK_SUPPORTED_100baseT_Half |
ELINK_SUPPORTED_100baseT_Full))) {
autoneg_val |= (1<<13);
elink_cl45_write(cb, phy,
MDIO_AN_DEVAD, MDIO_AN_REG_8481_AUX_CTRL,
(1<<15 | 1<<9 | 7<<0));
an_10_100_val |= (1<<8) | (1<<7);
ELINK_DEBUG_P0(cb, "Setting 100M force\n");
}
if ((phy->req_line_speed == ELINK_SPEED_10) &&
(phy->supported &
(ELINK_SUPPORTED_10baseT_Half |
ELINK_SUPPORTED_10baseT_Full))) {
elink_cl45_write(cb, phy,
MDIO_AN_DEVAD, MDIO_AN_REG_8481_AUX_CTRL,
(1<<15 | 1<<9 | 7<<0));
ELINK_DEBUG_P0(cb, "Setting 10M force\n");
}
elink_cl45_write(cb, phy,
MDIO_AN_DEVAD, MDIO_AN_REG_8481_LEGACY_AN_ADV,
an_10_100_val);
if (phy->req_duplex == DUPLEX_FULL)
autoneg_val |= (1<<8);
if (((phy->type != PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84833) &&
(phy->type != PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84834)) ||
((autoneg_val & (1<<12)) == 0))
elink_cl45_write(cb, phy,
MDIO_AN_DEVAD,
MDIO_AN_REG_8481_LEGACY_MII_CTRL, autoneg_val);
if (((phy->req_line_speed == ELINK_SPEED_AUTO_NEG) &&
(phy->speed_cap_mask &
PORT_HW_CFG_SPEED_CAPABILITY_D0_10G)) ||
(phy->req_line_speed == ELINK_SPEED_10000)) {
ELINK_DEBUG_P0(cb, "Advertising 10G\n");
elink_cl45_read_or_write(
cb, phy,
MDIO_AN_DEVAD,
MDIO_AN_REG_8481_10GBASE_T_AN_CTRL,
0x1000);
elink_cl45_write(cb, phy,
MDIO_AN_DEVAD, MDIO_AN_REG_CTRL,
0x3200);
} else
elink_cl45_write(cb, phy,
MDIO_AN_DEVAD,
MDIO_AN_REG_8481_10GBASE_T_AN_CTRL,
1);
return ELINK_STATUS_OK;
}
#endif
#endif
#ifndef EXCLUDE_BCM8481
#ifndef EXCLUDE_NON_COMMON_INIT
static elink_status_t
elink_8481_config_init(struct elink_phy *phy, struct elink_params *params,
struct elink_vars *vars)
{
struct elink_dev *cb = params->cb;
ELINK_SET_GPIO(cb, MISC_REGISTERS_GPIO_2,
MISC_REGISTERS_GPIO_OUTPUT_HIGH, params->port);
elink_ext_phy_hw_reset(cb, params->port);
elink_wait_reset_complete(cb, phy, params);
elink_cl45_write(cb, phy, MDIO_PMA_DEVAD, MDIO_PMA_REG_CTRL, 1<<15);
return elink_848xx_cmn_config_init(phy, params, vars);
}
#endif
#endif
#ifndef EXCLUDE_BCM84833
#define PHY84833_CMDHDLR_WAIT 300
#define PHY84833_CMDHDLR_MAX_ARGS 5
static elink_status_t elink_84833_cmd_hdlr(struct elink_phy *phy,
struct elink_params *params, u16 fw_cmd,
u16 cmd_args[], int argc)
{
int idx;
u16 val;
struct elink_dev *cb = params->cb;
elink_cl45_write(cb, phy, MDIO_CTL_DEVAD,
MDIO_84833_CMD_HDLR_STATUS,
PHY84833_STATUS_CMD_OPEN_OVERRIDE);
for (idx = 0; idx < PHY84833_CMDHDLR_WAIT; idx++) {
elink_cl45_read(cb, phy, MDIO_CTL_DEVAD,
MDIO_84833_CMD_HDLR_STATUS, &val);
if (val == PHY84833_STATUS_CMD_OPEN_FOR_CMDS)
break;
MSLEEP(cb, 1);
}
if (idx >= PHY84833_CMDHDLR_WAIT) {
ELINK_DEBUG_P0(cb, "FW cmd: FW not ready.\n");
return ELINK_STATUS_ERROR;
}
for (idx = 0; idx < argc; idx++) {
elink_cl45_write(cb, phy, MDIO_CTL_DEVAD,
MDIO_84833_CMD_HDLR_DATA1 + idx,
cmd_args[idx]);
}
elink_cl45_write(cb, phy, MDIO_CTL_DEVAD,
MDIO_84833_CMD_HDLR_COMMAND, fw_cmd);
for (idx = 0; idx < PHY84833_CMDHDLR_WAIT; idx++) {
elink_cl45_read(cb, phy, MDIO_CTL_DEVAD,
MDIO_84833_CMD_HDLR_STATUS, &val);
if ((val == PHY84833_STATUS_CMD_COMPLETE_PASS) ||
(val == PHY84833_STATUS_CMD_COMPLETE_ERROR))
break;
MSLEEP(cb, 1);
}
if ((idx >= PHY84833_CMDHDLR_WAIT) ||
(val == PHY84833_STATUS_CMD_COMPLETE_ERROR)) {
ELINK_DEBUG_P0(cb, "FW cmd failed.\n");
return ELINK_STATUS_ERROR;
}
for (idx = 0; idx < argc; idx++) {
elink_cl45_read(cb, phy, MDIO_CTL_DEVAD,
MDIO_84833_CMD_HDLR_DATA1 + idx,
&cmd_args[idx]);
}
elink_cl45_write(cb, phy, MDIO_CTL_DEVAD,
MDIO_84833_CMD_HDLR_STATUS,
PHY84833_STATUS_CMD_CLEAR_COMPLETE);
return ELINK_STATUS_OK;
}
#ifndef EXCLUDE_NON_COMMON_INIT
static elink_status_t elink_84833_pair_swap_cfg(struct elink_phy *phy,
struct elink_params *params,
struct elink_vars *vars)
{
u32 pair_swap;
u16 data[PHY84833_CMDHDLR_MAX_ARGS];
elink_status_t status;
struct elink_dev *cb = params->cb;
pair_swap = REG_RD(cb, params->shmem_base +
OFFSETOF(struct shmem_region,
dev_info.port_hw_config[params->port].xgbt_phy_cfg)) &
PORT_HW_CFG_RJ45_PAIR_SWAP_MASK;
if (pair_swap == 0)
return ELINK_STATUS_OK;
data[1] = (u16)pair_swap;
status = elink_84833_cmd_hdlr(phy, params,
PHY84833_CMD_SET_PAIR_SWAP, data, PHY84833_CMDHDLR_MAX_ARGS);
if (status == ELINK_STATUS_OK)
ELINK_DEBUG_P1(cb, "Pairswap OK, val=0x%x\n", data[1]);
return status;
}
#endif
static u8 elink_84833_get_reset_gpios(struct elink_dev *cb,
u32 shmem_base_path[],
u32 chip_id)
{
u32 reset_pin[2];
u32 idx;
u8 reset_gpios;
if (CHIP_IS_E3(chip_id)) {
for (idx = 0; idx < 2; idx++) {
reset_pin[idx] = REG_RD(cb, shmem_base_path[idx] +
OFFSETOF(struct shmem_region,
dev_info.port_hw_config[0].e3_cmn_pin_cfg));
reset_pin[idx] = (reset_pin[idx] &
PORT_HW_CFG_E3_PHY_RESET_MASK) >>
PORT_HW_CFG_E3_PHY_RESET_SHIFT;
reset_pin[idx] -= PIN_CFG_GPIO0_P0;
reset_pin[idx] = (1 << reset_pin[idx]);
}
reset_gpios = (u8)(reset_pin[0] | reset_pin[1]);
} else {
for (idx = 0; idx < 2; idx++) {
reset_pin[idx] = REG_RD(cb, shmem_base_path[idx] +
OFFSETOF(struct shmem_region,
dev_info.port_hw_config[0].default_cfg));
reset_pin[idx] &= PORT_HW_CFG_EXT_PHY_GPIO_RST_MASK;
reset_pin[idx] -= PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO0_P0;
reset_pin[idx] >>= PORT_HW_CFG_EXT_PHY_GPIO_RST_SHIFT;
reset_pin[idx] = (1 << reset_pin[idx]);
}
reset_gpios = (u8)(reset_pin[0] | reset_pin[1]);
}
return reset_gpios;
}
#ifndef EXCLUDE_NON_COMMON_INIT
static void
elink_84833_hw_reset_phy(struct elink_phy *phy,
struct elink_params *params)
{
struct elink_dev *cb = params->cb;
u8 reset_gpios;
u32 other_shmem_base_addr = REG_RD(cb, params->shmem2_base +
OFFSETOF(struct shmem2_region,
other_shmem_base_addr));
u32 shmem_base_path[2];
elink_cl45_write(cb, phy, MDIO_AN_DEVAD,
MDIO_AN_REG_8481_LEGACY_MII_CTRL,
MDIO_AN_REG_8481_MII_CTRL_FORCE_1G);
elink_cl45_write(cb, phy, MDIO_AN_DEVAD,
MDIO_AN_REG_8481_1G_100T_EXT_CTRL,
MIDO_AN_REG_8481_EXT_CTRL_FORCE_LEDS_OFF);
shmem_base_path[0] = params->shmem_base;
shmem_base_path[1] = other_shmem_base_addr;
reset_gpios = elink_84833_get_reset_gpios(cb, shmem_base_path,
params->chip_id);
#ifndef EDEBUG
ELINK_SET_MULT_GPIO(cb, reset_gpios, MISC_REGISTERS_GPIO_OUTPUT_LOW);
USLEEP(cb, 10);
ELINK_DEBUG_P1(cb, "84833 hw reset on pin values 0x%x\n",
reset_gpios);
#endif
}
#endif
#endif
#ifndef EXCLUDE_NON_COMMON_INIT
#ifndef EXCLUDE_WARPCORE
static elink_status_t elink_8483x_disable_eee(struct elink_phy *phy,
struct elink_params *params,
struct elink_vars *vars)
{
elink_status_t rc;
#if defined(ELINK_DEBUG)
struct elink_dev *cb = params->cb;
#endif
u16 cmd_args = 0;
ELINK_DEBUG_P0(cb, "Don't Advertise 10GBase-T EEE\n");
rc = elink_84833_cmd_hdlr(phy, params,
PHY84833_CMD_SET_EEE_MODE, &cmd_args, 1);
if (rc != ELINK_STATUS_OK) {
ELINK_DEBUG_P0(cb, "EEE disable failed.\n");
return rc;
}
return elink_eee_disable(phy, params, vars);
}
static elink_status_t elink_8483x_enable_eee(struct elink_phy *phy,
struct elink_params *params,
struct elink_vars *vars)
{
elink_status_t rc;
#ifdef ELINK_DEBUG
struct elink_dev *cb = params->cb;
#endif
u16 cmd_args = 1;
rc = elink_84833_cmd_hdlr(phy, params,
PHY84833_CMD_SET_EEE_MODE, &cmd_args, 1);
if (rc != ELINK_STATUS_OK) {
ELINK_DEBUG_P0(cb, "EEE enable failed.\n");
return rc;
}
return elink_eee_advertise(phy, params, vars, SHMEM_EEE_10G_ADV);
}
#endif
#if !defined(EXCLUDE_BCM8481) || !defined(EXCLUDE_BCM84833)
#define PHY84833_CONSTANT_LATENCY 1193
static elink_status_t
elink_848x3_config_init(struct elink_phy *phy, struct elink_params *params,
struct elink_vars *vars)
{
struct elink_dev *cb = params->cb;
u8 port, initialize = 1;
u16 val;
u32 actual_phy_selection;
#ifndef EXCLUDE_BCM84833
u16 cmd_args[PHY84833_CMDHDLR_MAX_ARGS];
#endif
elink_status_t rc = ELINK_STATUS_OK;
MSLEEP(cb, 1);
if (!(CHIP_IS_E1X(params->chip_id)))
port = PATH_ID(cb);
else
port = params->port;
if (phy->type == PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84823) {
ELINK_SET_GPIO(cb, MISC_REGISTERS_GPIO_3,
MISC_REGISTERS_GPIO_OUTPUT_HIGH,
port);
} else {
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_CTRL, 0x8000);
}
elink_wait_reset_complete(cb, phy, params);
MSLEEP(cb, 50);
#ifndef EXCLUDE_BCM84833
if ((phy->type != PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84833) &&
(phy->type != PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84834)) {
#endif
#ifndef EXCLUDE_BCM8481
u16 temp;
temp = vars->line_speed;
vars->line_speed = ELINK_SPEED_10000;
elink_set_autoneg(¶ms->phy[ELINK_INT_PHY], params, vars, 0);
elink_program_serdes(¶ms->phy[ELINK_INT_PHY], params, vars);
vars->line_speed = temp;
#endif
#ifndef EXCLUDE_BCM84833
}
#endif
elink_cl45_read(cb, phy, MDIO_CTL_DEVAD,
MDIO_CTL_REG_84823_MEDIA, &val);
val &= ~(MDIO_CTL_REG_84823_MEDIA_MAC_MASK |
MDIO_CTL_REG_84823_MEDIA_LINE_MASK |
MDIO_CTL_REG_84823_MEDIA_COPPER_CORE_DOWN |
MDIO_CTL_REG_84823_MEDIA_PRIORITY_MASK |
MDIO_CTL_REG_84823_MEDIA_FIBER_1G);
if (CHIP_IS_E3(params->chip_id)) {
val &= ~(MDIO_CTL_REG_84823_MEDIA_MAC_MASK |
MDIO_CTL_REG_84823_MEDIA_LINE_MASK);
} else {
val |= (MDIO_CTL_REG_84823_CTRL_MAC_XFI |
MDIO_CTL_REG_84823_MEDIA_LINE_XAUI_L);
}
actual_phy_selection = elink_phy_selection(params);
switch (actual_phy_selection) {
case PORT_HW_CFG_PHY_SELECTION_HARDWARE_DEFAULT:
break;
case PORT_HW_CFG_PHY_SELECTION_FIRST_PHY_PRIORITY:
val |= MDIO_CTL_REG_84823_MEDIA_PRIORITY_COPPER;
break;
case PORT_HW_CFG_PHY_SELECTION_SECOND_PHY_PRIORITY:
val |= MDIO_CTL_REG_84823_MEDIA_PRIORITY_FIBER;
break;
case PORT_HW_CFG_PHY_SELECTION_FIRST_PHY:
break;
case PORT_HW_CFG_PHY_SELECTION_SECOND_PHY:
val |= MDIO_CTL_REG_84823_MEDIA_COPPER_CORE_DOWN;
initialize = 0;
break;
}
if (params->phy[ELINK_EXT_PHY2].req_line_speed == ELINK_SPEED_1000)
val |= MDIO_CTL_REG_84823_MEDIA_FIBER_1G;
elink_cl45_write(cb, phy, MDIO_CTL_DEVAD,
MDIO_CTL_REG_84823_MEDIA, val);
ELINK_DEBUG_P2(cb, "Multi_phy config = 0x%x, Media control = 0x%x\n",
params->multi_phy_config, val);
#ifndef EXCLUDE_BCM84833
if ((phy->type == PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84833) ||
(phy->type == PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84834)) {
elink_84833_pair_swap_cfg(phy, params, vars);
cmd_args[0] = 0x0;
cmd_args[1] = 0x0;
cmd_args[2] = PHY84833_CONSTANT_LATENCY + 1;
cmd_args[3] = PHY84833_CONSTANT_LATENCY;
rc = elink_84833_cmd_hdlr(phy, params,
PHY84833_CMD_SET_EEE_MODE, cmd_args,
PHY84833_CMDHDLR_MAX_ARGS);
if (rc != ELINK_STATUS_OK)
ELINK_DEBUG_P0(cb, "Cfg AutogrEEEn failed.\n");
}
#endif
if (initialize)
rc = elink_848xx_cmn_config_init(phy, params, vars);
#ifdef ELINK_ENHANCEMENTS
else
elink_save_848xx_spirom_version(phy, cb, params->port);
#endif
#ifndef EXCLUDE_BCM8481
if (phy->type == PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84823) {
u32 cms_enable = REG_RD(cb, params->shmem_base +
OFFSETOF(struct shmem_region,
dev_info.port_hw_config[params->port].default_cfg)) &
PORT_HW_CFG_ENABLE_CMS_MASK;
elink_cl45_read(cb, phy, MDIO_CTL_DEVAD,
MDIO_CTL_REG_84823_USER_CTRL_REG, &val);
if (cms_enable)
val |= MDIO_CTL_REG_84823_USER_CTRL_CMS;
else
val &= ~MDIO_CTL_REG_84823_USER_CTRL_CMS;
elink_cl45_write(cb, phy, MDIO_CTL_DEVAD,
MDIO_CTL_REG_84823_USER_CTRL_REG, val);
}
#endif
#ifndef EXCLUDE_WARPCORE
elink_cl45_read(cb, phy, MDIO_CTL_DEVAD,
MDIO_84833_TOP_CFG_FW_REV, &val);
if ((val >= MDIO_84833_TOP_CFG_FW_EEE) &&
(val != MDIO_84833_TOP_CFG_FW_NO_EEE) &&
elink_eee_has_cap(params)) {
rc = elink_eee_initial_config(params, vars, SHMEM_EEE_10G_ADV);
if (rc != ELINK_STATUS_OK) {
ELINK_DEBUG_P0(cb, "Failed to configure EEE timers\n");
elink_8483x_disable_eee(phy, params, vars);
return rc;
}
if ((phy->req_duplex == DUPLEX_FULL) &&
(params->eee_mode & ELINK_EEE_MODE_ADV_LPI) &&
(elink_eee_calc_timer(params) ||
!(params->eee_mode & ELINK_EEE_MODE_ENABLE_LPI)))
rc = elink_8483x_enable_eee(phy, params, vars);
else
rc = elink_8483x_disable_eee(phy, params, vars);
if (rc != ELINK_STATUS_OK) {
ELINK_DEBUG_P0(cb, "Failed to set EEE advertisement\n");
return rc;
}
} else {
vars->eee_status &= ~SHMEM_EEE_SUPPORTED_MASK;
}
#endif
#ifndef EXCLUDE_BCM84833
if ((phy->type == PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84833) ||
(phy->type == PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84834)) {
elink_cl45_read_and_write(cb, phy,
MDIO_CTL_DEVAD,
MDIO_84833_TOP_CFG_XGPHY_STRAP1,
(u16)~MDIO_84833_SUPER_ISOLATE);
}
#endif
return rc;
}
static elink_status_t
elink_848xx_read_status(struct elink_phy *phy, struct elink_params *params,
struct elink_vars *vars)
{
struct elink_dev *cb = params->cb;
u16 val, val1, val2;
u8 link_up = 0;
elink_cl45_read(cb, phy,
MDIO_AN_DEVAD, 0xFFFA, &val1);
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_8481_PMD_SIGNAL,
&val2);
ELINK_DEBUG_P1(cb, "BCM848xx: PMD_SIGNAL 1.a811 = 0x%x\n", val2);
if (val2 & (1<<11)) {
vars->line_speed = ELINK_SPEED_10000;
vars->duplex = DUPLEX_FULL;
link_up = 1;
elink_ext_phy_10G_an_resolve(cb, phy, vars);
} else {
u16 legacy_status, legacy_speed;
elink_cl45_write(cb, phy,
MDIO_AN_DEVAD,
MDIO_AN_REG_8481_EXPANSION_REG_ACCESS, 0xf42);
elink_cl45_read(cb, phy,
MDIO_AN_DEVAD,
MDIO_AN_REG_8481_EXPANSION_REG_RD_RW,
&legacy_status);
ELINK_DEBUG_P1(cb, "Legacy speed status = 0x%x\n",
legacy_status);
link_up = ((legacy_status & (1<<11)) == (1<<11));
legacy_speed = (legacy_status & (3<<9));
if (legacy_speed == (0<<9))
vars->line_speed = ELINK_SPEED_10;
else if (legacy_speed == (1<<9))
vars->line_speed = ELINK_SPEED_100;
else if (legacy_speed == (2<<9))
vars->line_speed = ELINK_SPEED_1000;
else {
vars->line_speed = 0;
link_up = 0;
}
#ifndef BNX2X_UPSTREAM
if (params->feature_config_flags &
ELINK_FEATURE_CONFIG_IEEE_PHY_TEST) {
u16 mii_ctrl;
elink_cl45_read(cb, phy,
MDIO_AN_DEVAD,
MDIO_AN_REG_8481_LEGACY_MII_CTRL,
&mii_ctrl);
link_up |= ((mii_ctrl & 0x3040) == 0x40);
}
#endif
if (link_up) {
if (legacy_status & (1<<8))
vars->duplex = DUPLEX_FULL;
else
vars->duplex = DUPLEX_HALF;
ELINK_DEBUG_P2(cb,
"Link is up in %dMbps, is_duplex_full= %d\n",
vars->line_speed,
(vars->duplex == DUPLEX_FULL));
elink_cl45_read(cb, phy,
MDIO_AN_DEVAD,
MDIO_AN_REG_8481_LEGACY_MII_STATUS,
&val);
if (val & (1<<5))
vars->link_status |=
LINK_STATUS_AUTO_NEGOTIATE_COMPLETE;
elink_cl45_read(cb, phy,
MDIO_AN_DEVAD,
MDIO_AN_REG_8481_LEGACY_AN_EXPANSION,
&val);
if ((val & (1<<0)) == 0)
vars->link_status |=
LINK_STATUS_PARALLEL_DETECTION_USED;
}
}
if (link_up) {
ELINK_DEBUG_P1(cb, "BCM848x3: link speed is %d\n",
vars->line_speed);
elink_ext_phy_resolve_fc(phy, params, vars);
elink_cl45_read(cb, phy, MDIO_AN_DEVAD,
MDIO_AN_REG_CL37_FC_LP, &val);
if (val & (1<<5))
vars->link_status |=
LINK_STATUS_LINK_PARTNER_10THD_CAPABLE;
if (val & (1<<6))
vars->link_status |=
LINK_STATUS_LINK_PARTNER_10TFD_CAPABLE;
if (val & (1<<7))
vars->link_status |=
LINK_STATUS_LINK_PARTNER_100TXHD_CAPABLE;
if (val & (1<<8))
vars->link_status |=
LINK_STATUS_LINK_PARTNER_100TXFD_CAPABLE;
if (val & (1<<9))
vars->link_status |=
LINK_STATUS_LINK_PARTNER_100T4_CAPABLE;
elink_cl45_read(cb, phy, MDIO_AN_DEVAD,
MDIO_AN_REG_1000T_STATUS, &val);
if (val & (1<<10))
vars->link_status |=
LINK_STATUS_LINK_PARTNER_1000THD_CAPABLE;
if (val & (1<<11))
vars->link_status |=
LINK_STATUS_LINK_PARTNER_1000TFD_CAPABLE;
elink_cl45_read(cb, phy, MDIO_AN_DEVAD,
MDIO_AN_REG_MASTER_STATUS, &val);
if (val & (1<<11))
vars->link_status |=
LINK_STATUS_LINK_PARTNER_10GXFD_CAPABLE;
#if (!defined EXCLUDE_BCM84833) && (!defined EXCLUDE_WARPCORE)
if ((phy->type == PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84833) ||
(phy->type == PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84834))
elink_eee_an_resolve(phy, params, vars);
#endif
}
return link_up;
}
static elink_status_t
elink_848xx_format_ver(u32 raw_ver, u8 *str, u16 *len)
{
elink_status_t status = ELINK_STATUS_OK;
#ifdef ELINK_ENHANCEMENTS
u32 spirom_ver;
spirom_ver = ((raw_ver & 0xF80) >> 7) << 16 | (raw_ver & 0x7F);
status = elink_format_ver(spirom_ver, str, len);
#endif
return status;
}
#ifndef EXCLUDE_BCM8481
static void elink_8481_hw_reset(struct elink_phy *phy,
struct elink_params *params)
{
ELINK_SET_GPIO(params->cb, MISC_REGISTERS_GPIO_1,
MISC_REGISTERS_GPIO_OUTPUT_LOW, 0);
ELINK_SET_GPIO(params->cb, MISC_REGISTERS_GPIO_1,
MISC_REGISTERS_GPIO_OUTPUT_LOW, 1);
}
static void elink_8481_link_reset(struct elink_phy *phy,
struct elink_params *params)
{
#ifndef EXCLUDE_LINK_RESET
elink_cl45_write(params->cb, phy,
MDIO_AN_DEVAD, MDIO_AN_REG_CTRL, 0x0000);
elink_cl45_write(params->cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_CTRL, 1);
#endif
}
#endif
static void elink_848x3_link_reset(struct elink_phy *phy,
struct elink_params *params)
{
struct elink_dev *cb = params->cb;
u8 port;
u16 val16;
if (!(CHIP_IS_E1X(params->chip_id)))
port = PATH_ID(cb);
else
port = params->port;
if (phy->type == PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84823) {
ELINK_SET_GPIO(cb, MISC_REGISTERS_GPIO_3,
MISC_REGISTERS_GPIO_OUTPUT_LOW,
port);
} else {
elink_cl45_read(cb, phy,
MDIO_CTL_DEVAD,
MDIO_84833_TOP_CFG_XGPHY_STRAP1, &val16);
val16 |= MDIO_84833_SUPER_ISOLATE;
elink_cl45_write(cb, phy,
MDIO_CTL_DEVAD,
MDIO_84833_TOP_CFG_XGPHY_STRAP1, val16);
}
}
static void elink_848xx_set_link_led(struct elink_phy *phy,
struct elink_params *params, u8 mode)
{
struct elink_dev *cb = params->cb;
u16 val;
#ifndef ELINK_AUX_POWER
u8 port;
if (!(CHIP_IS_E1X(params->chip_id)))
port = PATH_ID(cb);
else
port = params->port;
#endif
switch (mode) {
case ELINK_LED_MODE_OFF:
ELINK_DEBUG_P1(cb, "Port 0x%x: LED MODE OFF\n", port);
if ((params->hw_led_mode << SHARED_HW_CFG_LED_MODE_SHIFT) ==
SHARED_HW_CFG_LED_EXTPHY1) {
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8481_LED1_MASK,
0x0);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8481_LED2_MASK,
0x0);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8481_LED3_MASK,
0x0);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8481_LED5_MASK,
0x0);
} else {
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8481_LED1_MASK,
0x0);
}
break;
case ELINK_LED_MODE_FRONT_PANEL_OFF:
ELINK_DEBUG_P1(cb, "Port 0x%x: LED MODE FRONT PANEL OFF\n",
port);
if ((params->hw_led_mode << SHARED_HW_CFG_LED_MODE_SHIFT) ==
SHARED_HW_CFG_LED_EXTPHY1) {
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8481_LED1_MASK,
0x0);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8481_LED2_MASK,
0x0);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8481_LED3_MASK,
0x0);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8481_LED5_MASK,
0x20);
} else {
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8481_LED1_MASK,
0x0);
if (phy->type ==
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84834) {
if (REG_RD(cb, NIG_REG_MASK_INTERRUPT_PORT0 +
params->port*4) &
ELINK_NIG_MASK_MI_INT) {
params->link_flags |=
ELINK_LINK_FLAGS_INT_DISABLED;
elink_bits_dis(
cb,
NIG_REG_MASK_INTERRUPT_PORT0 +
params->port*4,
ELINK_NIG_MASK_MI_INT);
}
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8481_SIGNAL_MASK,
0x0);
}
}
break;
case ELINK_LED_MODE_ON:
ELINK_DEBUG_P1(cb, "Port 0x%x: LED MODE ON\n", port);
if ((params->hw_led_mode << SHARED_HW_CFG_LED_MODE_SHIFT) ==
SHARED_HW_CFG_LED_EXTPHY1) {
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8481_LINK_SIGNAL,
&val);
val &= 0x8000;
val |= 0x2492;
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8481_LINK_SIGNAL,
val);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8481_LED1_MASK,
0x0);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8481_LED2_MASK,
0x20);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8481_LED3_MASK,
0x20);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8481_LED5_MASK,
0x0);
} else {
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8481_LED1_MASK,
0x20);
if (phy->type ==
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84834) {
if (REG_RD(cb, NIG_REG_MASK_INTERRUPT_PORT0 +
params->port*4) &
ELINK_NIG_MASK_MI_INT) {
params->link_flags |=
ELINK_LINK_FLAGS_INT_DISABLED;
elink_bits_dis(
cb,
NIG_REG_MASK_INTERRUPT_PORT0 +
params->port*4,
ELINK_NIG_MASK_MI_INT);
}
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8481_SIGNAL_MASK,
0x20);
}
}
break;
case ELINK_LED_MODE_OPER:
ELINK_DEBUG_P1(cb, "Port 0x%x: LED MODE OPER\n", port);
if ((params->hw_led_mode << SHARED_HW_CFG_LED_MODE_SHIFT) ==
SHARED_HW_CFG_LED_EXTPHY1) {
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8481_LINK_SIGNAL,
&val);
if (!((val &
MDIO_PMA_REG_8481_LINK_SIGNAL_LED4_ENABLE_MASK)
>> MDIO_PMA_REG_8481_LINK_SIGNAL_LED4_ENABLE_SHIFT)) {
ELINK_DEBUG_P0(cb, "Setting LINK_SIGNAL\n");
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8481_LINK_SIGNAL,
0xa492);
}
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8481_LED1_MASK,
0x10);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8481_LED2_MASK,
0x80);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8481_LED3_MASK,
0x98);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8481_LED5_MASK,
0x40);
} else {
val = ((params->hw_led_mode <<
SHARED_HW_CFG_LED_MODE_SHIFT) ==
SHARED_HW_CFG_LED_EXTPHY2) ? 0x98 : 0x80;
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8481_LED1_MASK,
val);
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8481_LINK_SIGNAL,
&val);
val &= ~(7<<6);
val |= (1<<6);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8481_LINK_SIGNAL,
val);
if (phy->type ==
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84834) {
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_8481_SIGNAL_MASK,
0x40);
if (params->link_flags &
ELINK_LINK_FLAGS_INT_DISABLED) {
elink_link_int_enable(params);
params->link_flags &=
~ELINK_LINK_FLAGS_INT_DISABLED;
}
}
}
break;
}
if (CHIP_IS_E3(params->chip_id)) {
elink_cl45_read(cb, phy, MDIO_WC_DEVAD,
MDIO_WC_REG_GP2_STATUS_GP_2_1, &val);
}
}
#endif
#endif
#if (!defined EXCLUDE_NON_COMMON_INIT) && (!defined EXCLUDE_BCM54618SE)
#ifdef ELINK_AUX_POWER
static int elink_54618se_init_required(struct elink_phy *phy,
struct elink_params *params)
{
u16 autoneg_val, an_1000_val, an_10_100_val, ctrl, legacy_status;
struct elink_dev *cb = params->cb;
elink_cl22_read(cb, phy,
MDIO_PMA_REG_CTRL, &ctrl);
if (ctrl & (1<<15))
return 1;
elink_cl22_read(cb, phy,
0x09,
&an_1000_val);
elink_cl22_read(cb, phy,
0x04,
&an_10_100_val);
elink_cl22_read(cb, phy,
MDIO_PMA_REG_CTRL,
&autoneg_val);
elink_cl22_read(cb, phy,
0x19,
&legacy_status);
if ((an_1000_val & 0x300) &&
(an_10_100_val & 0x1e0) &&
(autoneg_val & 0x1000) &&
(legacy_status & (1<<2)))
return 0;
return 1;
}
#endif
static void elink_54618se_specific_func(struct elink_phy *phy,
struct elink_params *params,
u32 action)
{
struct elink_dev *cb = params->cb;
u16 temp;
switch (action) {
case ELINK_PHY_INIT:
elink_cl22_write(cb, phy,
MDIO_REG_GPHY_SHADOW,
MDIO_REG_GPHY_SHADOW_LED_SEL2);
elink_cl22_read(cb, phy,
MDIO_REG_GPHY_SHADOW,
&temp);
temp &= ~(0xf << 4);
temp |= (0x6 << 4);
elink_cl22_write(cb, phy,
MDIO_REG_GPHY_SHADOW,
MDIO_REG_GPHY_SHADOW_WR_ENA | temp);
elink_cl22_write(cb, phy,
MDIO_REG_INTR_MASK,
~MDIO_REG_INTR_MASK_LINK_STATUS);
break;
}
}
static elink_status_t
elink_54618se_config_init(struct elink_phy *phy,
struct elink_params *params, struct elink_vars *vars)
{
struct elink_dev *cb = params->cb;
u8 port;
u16 autoneg_val, an_1000_val, an_10_100_val, fc_val, temp;
u32 cfg_pin;
#ifdef ELINK_AUX_POWER
u32 link_init_required = 1;
if (!elink_54618se_init_required(phy, params))
link_init_required = 0;
if (link_init_required) {
#endif
ELINK_DEBUG_P0(cb, "54618SE cfg init\n");
MSLEEP(cb, 1);
port = params->port;
cfg_pin = (REG_RD(cb, params->shmem_base +
OFFSETOF(struct shmem_region,
dev_info.port_hw_config[port].e3_cmn_pin_cfg)) &
PORT_HW_CFG_E3_PHY_RESET_MASK) >>
PORT_HW_CFG_E3_PHY_RESET_SHIFT;
elink_set_cfg_pin(cb, cfg_pin, 1);
MSLEEP(cb, 50);
elink_cl22_write(cb, phy,
MDIO_PMA_REG_CTRL, 0x8000);
elink_wait_reset_complete(cb, phy, params);
MSLEEP(cb, 50);
#ifdef ELINK_AUX_POWER
}
#endif
elink_54618se_specific_func(phy, params, ELINK_PHY_INIT);
elink_cl22_write(cb, phy,
MDIO_REG_GPHY_SHADOW,
MDIO_REG_GPHY_SHADOW_AUTO_DET_MED);
elink_cl22_read(cb, phy,
MDIO_REG_GPHY_SHADOW,
&temp);
temp |= MDIO_REG_GPHY_SHADOW_INVERT_FIB_SD;
elink_cl22_write(cb, phy,
MDIO_REG_GPHY_SHADOW,
MDIO_REG_GPHY_SHADOW_WR_ENA | temp);
elink_calc_ieee_aneg_adv(phy, params, &vars->ieee_fc);
#ifdef ELINK_AUX_POWER
if (!link_init_required)
return ELINK_STATUS_OK;
#endif
fc_val = 0;
if ((vars->ieee_fc & MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_ASYMMETRIC) ==
MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_ASYMMETRIC)
fc_val |= MDIO_AN_REG_ADV_PAUSE_ASYMMETRIC;
if ((vars->ieee_fc & MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_BOTH) ==
MDIO_COMBO_IEEE0_AUTO_NEG_ADV_PAUSE_BOTH)
fc_val |= MDIO_AN_REG_ADV_PAUSE_PAUSE;
elink_cl22_read(cb, phy,
0x09,
&an_1000_val);
elink_cl22_read(cb, phy,
0x04,
&an_10_100_val);
elink_cl22_read(cb, phy,
MDIO_PMA_REG_CTRL,
&autoneg_val);
autoneg_val &= ~((1<<6) | (1<<8) | (1<<9) | (1<<12) | (1<<13));
an_10_100_val &= ~((1<<5) | (1<<6) | (1<<7) | (1<<8) | (1<<10) |
(1<<11));
if (((phy->req_line_speed == ELINK_SPEED_AUTO_NEG) &&
(phy->speed_cap_mask &
PORT_HW_CFG_SPEED_CAPABILITY_D0_1G)) ||
(phy->req_line_speed == ELINK_SPEED_1000)) {
an_1000_val |= (1<<8);
autoneg_val |= (1<<9 | 1<<12);
if (phy->req_duplex == DUPLEX_FULL)
an_1000_val |= (1<<9);
ELINK_DEBUG_P0(cb, "Advertising 1G\n");
} else
an_1000_val &= ~((1<<8) | (1<<9));
elink_cl22_write(cb, phy,
0x09,
an_1000_val);
elink_cl22_read(cb, phy,
0x09,
&an_1000_val);
if (phy->req_line_speed == ELINK_SPEED_AUTO_NEG) {
if (phy->speed_cap_mask &
PORT_HW_CFG_SPEED_CAPABILITY_D0_10M_HALF) {
an_10_100_val |= (1<<5);
autoneg_val |= (1<<9 | 1<<12);
ELINK_DEBUG_P0(cb, "Advertising 10M-HD\n");
}
if (phy->speed_cap_mask &
PORT_HW_CFG_SPEED_CAPABILITY_D0_10M_FULL) {
an_10_100_val |= (1<<6);
autoneg_val |= (1<<9 | 1<<12);
ELINK_DEBUG_P0(cb, "Advertising 10M-FD\n");
}
if (phy->speed_cap_mask &
PORT_HW_CFG_SPEED_CAPABILITY_D0_100M_HALF) {
an_10_100_val |= (1<<7);
autoneg_val |= (1<<9 | 1<<12);
ELINK_DEBUG_P0(cb, "Advertising 100M-HD\n");
}
if (phy->speed_cap_mask &
PORT_HW_CFG_SPEED_CAPABILITY_D0_100M_FULL) {
an_10_100_val |= (1<<8);
autoneg_val |= (1<<9 | 1<<12);
ELINK_DEBUG_P0(cb, "Advertising 100M-FD\n");
}
}
if (phy->req_line_speed == ELINK_SPEED_100) {
autoneg_val |= (1<<13);
elink_cl22_write(cb, phy,
0x18,
(1<<15 | 1<<9 | 7<<0));
ELINK_DEBUG_P0(cb, "Setting 100M force\n");
}
if (phy->req_line_speed == ELINK_SPEED_10) {
elink_cl22_write(cb, phy,
0x18,
(1<<15 | 1<<9 | 7<<0));
ELINK_DEBUG_P0(cb, "Setting 10M force\n");
}
if ((phy->flags & ELINK_FLAGS_EEE) && elink_eee_has_cap(params)) {
elink_status_t rc;
elink_cl22_write(cb, phy, MDIO_REG_GPHY_EXP_ACCESS,
MDIO_REG_GPHY_EXP_ACCESS_TOP |
MDIO_REG_GPHY_EXP_TOP_2K_BUF);
elink_cl22_read(cb, phy, MDIO_REG_GPHY_EXP_ACCESS_GATE, &temp);
temp &= 0xfffe;
elink_cl22_write(cb, phy, MDIO_REG_GPHY_EXP_ACCESS_GATE, temp);
rc = elink_eee_initial_config(params, vars, SHMEM_EEE_1G_ADV);
if (rc != ELINK_STATUS_OK) {
ELINK_DEBUG_P0(cb, "Failed to configure EEE timers\n");
elink_eee_disable(phy, params, vars);
} else if ((params->eee_mode & ELINK_EEE_MODE_ADV_LPI) &&
(phy->req_duplex == DUPLEX_FULL) &&
(elink_eee_calc_timer(params) ||
!(params->eee_mode & ELINK_EEE_MODE_ENABLE_LPI))) {
elink_eee_advertise(phy, params, vars,
SHMEM_EEE_1G_ADV);
} else {
ELINK_DEBUG_P0(cb, "Don't Advertise 1GBase-T EEE\n");
elink_eee_disable(phy, params, vars);
}
} else {
vars->eee_status &= ~SHMEM_EEE_1G_ADV <<
SHMEM_EEE_SUPPORTED_SHIFT;
if (phy->flags & ELINK_FLAGS_EEE) {
if (params->feature_config_flags &
ELINK_FEATURE_CONFIG_AUTOGREEEN_ENABLED) {
temp = 6;
ELINK_DEBUG_P0(cb, "Enabling Auto-GrEEEn\n");
} else {
temp = 0;
ELINK_DEBUG_P0(cb, "Don't Adv. EEE\n");
}
elink_cl45_write(cb, phy, MDIO_AN_DEVAD,
MDIO_AN_REG_EEE_ADV, temp);
}
}
elink_cl22_write(cb, phy,
0x04,
an_10_100_val | fc_val);
if (phy->req_duplex == DUPLEX_FULL)
autoneg_val |= (1<<8);
elink_cl22_write(cb, phy,
MDIO_PMA_REG_CTRL, autoneg_val);
return ELINK_STATUS_OK;
}
static void elink_5461x_set_link_led(struct elink_phy *phy,
struct elink_params *params, u8 mode)
{
#ifdef ELINK_ENHANCEMENTS
struct elink_dev *cb = params->cb;
u16 temp;
elink_cl22_write(cb, phy,
MDIO_REG_GPHY_SHADOW,
MDIO_REG_GPHY_SHADOW_LED_SEL1);
elink_cl22_read(cb, phy,
MDIO_REG_GPHY_SHADOW,
&temp);
temp &= 0xff00;
ELINK_DEBUG_P1(cb, "54618x set link led (mode=%x)\n", mode);
switch (mode) {
case ELINK_LED_MODE_FRONT_PANEL_OFF:
case ELINK_LED_MODE_OFF:
temp |= 0x00ee;
break;
case ELINK_LED_MODE_OPER:
temp |= 0x0001;
break;
case ELINK_LED_MODE_ON:
temp |= 0x00ff;
break;
default:
break;
}
elink_cl22_write(cb, phy,
MDIO_REG_GPHY_SHADOW,
MDIO_REG_GPHY_SHADOW_WR_ENA | temp);
return;
#endif
}
static void elink_54618se_link_reset(struct elink_phy *phy,
struct elink_params *params)
{
struct elink_dev *cb = params->cb;
u32 cfg_pin;
u8 port;
#ifdef ELINK_AUX_POWER
if (!elink_54618se_init_required(phy, params))
return;
#endif
elink_cl22_write(cb, phy, MDIO_PMA_REG_CTRL, 0x800);
port = params->port;
cfg_pin = (REG_RD(cb, params->shmem_base +
OFFSETOF(struct shmem_region,
dev_info.port_hw_config[port].e3_cmn_pin_cfg)) &
PORT_HW_CFG_E3_PHY_RESET_MASK) >>
PORT_HW_CFG_E3_PHY_RESET_SHIFT;
elink_set_cfg_pin(cb, cfg_pin, 0);
}
static elink_status_t
elink_54618se_read_status(struct elink_phy *phy, struct elink_params *params,
struct elink_vars *vars)
{
struct elink_dev *cb = params->cb;
u16 val;
u8 link_up = 0;
u16 legacy_status, legacy_speed;
elink_cl22_read(cb, phy,
MDIO_REG_GPHY_AUX_STATUS,
&legacy_status);
ELINK_DEBUG_P1(cb, "54618SE read_status: 0x%x\n", legacy_status);
elink_cl22_read(cb, phy,
MDIO_REG_INTR_STATUS,
&val);
link_up = ((legacy_status & (1<<2)) == (1<<2));
if (link_up) {
legacy_speed = (legacy_status & (7<<8));
if (legacy_speed == (7<<8)) {
vars->line_speed = ELINK_SPEED_1000;
vars->duplex = DUPLEX_FULL;
} else if (legacy_speed == (6<<8)) {
vars->line_speed = ELINK_SPEED_1000;
vars->duplex = DUPLEX_HALF;
} else if (legacy_speed == (5<<8)) {
vars->line_speed = ELINK_SPEED_100;
vars->duplex = DUPLEX_FULL;
}
else if (legacy_speed == (3<<8)) {
vars->line_speed = ELINK_SPEED_100;
vars->duplex = DUPLEX_HALF;
} else if (legacy_speed == (2<<8)) {
vars->line_speed = ELINK_SPEED_10;
vars->duplex = DUPLEX_FULL;
} else if (legacy_speed == (1<<8)) {
vars->line_speed = ELINK_SPEED_10;
vars->duplex = DUPLEX_HALF;
} else
vars->line_speed = 0;
ELINK_DEBUG_P2(cb,
"Link is up in %dMbps, is_duplex_full= %d\n",
vars->line_speed,
(vars->duplex == DUPLEX_FULL));
elink_cl22_read(cb, phy,
0x01,
&val);
if (val & (1<<5))
vars->link_status |=
LINK_STATUS_AUTO_NEGOTIATE_COMPLETE;
elink_cl22_read(cb, phy,
0x06,
&val);
if ((val & (1<<0)) == 0)
vars->link_status |=
LINK_STATUS_PARALLEL_DETECTION_USED;
ELINK_DEBUG_P1(cb, "BCM54618SE: link speed is %d\n",
vars->line_speed);
elink_ext_phy_resolve_fc(phy, params, vars);
if (vars->link_status & LINK_STATUS_AUTO_NEGOTIATE_COMPLETE) {
elink_cl22_read(cb, phy, 0x5, &val);
if (val & (1<<5))
vars->link_status |=
LINK_STATUS_LINK_PARTNER_10THD_CAPABLE;
if (val & (1<<6))
vars->link_status |=
LINK_STATUS_LINK_PARTNER_10TFD_CAPABLE;
if (val & (1<<7))
vars->link_status |=
LINK_STATUS_LINK_PARTNER_100TXHD_CAPABLE;
if (val & (1<<8))
vars->link_status |=
LINK_STATUS_LINK_PARTNER_100TXFD_CAPABLE;
if (val & (1<<9))
vars->link_status |=
LINK_STATUS_LINK_PARTNER_100T4_CAPABLE;
elink_cl22_read(cb, phy, 0xa, &val);
if (val & (1<<10))
vars->link_status |=
LINK_STATUS_LINK_PARTNER_1000THD_CAPABLE;
if (val & (1<<11))
vars->link_status |=
LINK_STATUS_LINK_PARTNER_1000TFD_CAPABLE;
if ((phy->flags & ELINK_FLAGS_EEE) &&
elink_eee_has_cap(params))
elink_eee_an_resolve(phy, params, vars);
}
}
return link_up;
}
static void elink_54618se_config_loopback(struct elink_phy *phy,
struct elink_params *params)
{
#ifdef ELINK_INCLUDE_LOOPBACK
struct elink_dev *cb = params->cb;
u16 val;
u32 umac_base = params->port ? GRCBASE_UMAC1 : GRCBASE_UMAC0;
ELINK_DEBUG_P0(cb, "2PMA/PMD ext_phy_loopback: 54618se\n");
elink_cl22_write(cb, phy, 0x09, 3<<11);
elink_cl22_read(cb, phy, 0x00, &val);
val &= ~((1<<6) | (1<<12) | (1<<13));
val |= (1<<6) | (1<<8);
elink_cl22_write(cb, phy, 0x00, val);
elink_cl22_write(cb, phy, 0x18, 7);
elink_cl22_read(cb, phy, 0x18, &val);
elink_cl22_write(cb, phy, 0x18, val | (1<<10) | (1<<15));
REG_WR(cb, NIG_REG_EGRESS_EMAC0_PORT + params->port*4, 1);
REG_WR(cb, umac_base + UMAC_REG_MAXFR, 0x2710);
#endif
}
#endif
#ifndef EXCLUDE_SFX7101
static void elink_7101_config_loopback(struct elink_phy *phy,
struct elink_params *params)
{
struct elink_dev *cb = params->cb;
elink_cl45_write(cb, phy,
MDIO_XS_DEVAD, MDIO_XS_SFX7101_XGXS_TEST1, 0x100);
}
static elink_status_t elink_7101_config_init(struct elink_phy *phy,
struct elink_params *params,
struct elink_vars *vars)
{
u16 fw_ver1, fw_ver2, val;
struct elink_dev *cb = params->cb;
ELINK_DEBUG_P0(cb, "Setting the SFX7101 LASI indication\n");
ELINK_SET_GPIO(cb, MISC_REGISTERS_GPIO_2,
MISC_REGISTERS_GPIO_OUTPUT_HIGH, params->port);
elink_ext_phy_hw_reset(cb, params->port);
elink_wait_reset_complete(cb, phy, params);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_LASI_CTRL, 0x1);
ELINK_DEBUG_P0(cb, "Setting the SFX7101 LED to blink on traffic\n");
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_7107_LED_CNTL, (1<<3));
elink_ext_phy_set_pause(params, phy, vars);
elink_cl45_read(cb, phy,
MDIO_AN_DEVAD, MDIO_AN_REG_CTRL, &val);
val |= 0x200;
elink_cl45_write(cb, phy,
MDIO_AN_DEVAD, MDIO_AN_REG_CTRL, val);
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_7101_VER1, &fw_ver1);
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_7101_VER2, &fw_ver2);
elink_save_spirom_version(cb, params->port,
(u32)(fw_ver1<<16 | fw_ver2), phy->ver_addr);
return ELINK_STATUS_OK;
}
static elink_status_t
elink_7101_read_status(struct elink_phy *phy, struct elink_params *params,
struct elink_vars *vars)
{
struct elink_dev *cb = params->cb;
u8 link_up;
u16 val1, val2;
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_LASI_STAT, &val2);
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_LASI_STAT, &val1);
ELINK_DEBUG_P2(cb, "10G-base-T LASI status 0x%x->0x%x\n",
val2, val1);
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_STATUS, &val2);
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_STATUS, &val1);
ELINK_DEBUG_P2(cb, "10G-base-T PMA status 0x%x->0x%x\n",
val2, val1);
link_up = ((val1 & 4) == 4);
if (link_up) {
elink_cl45_read(cb, phy,
MDIO_AN_DEVAD, MDIO_AN_REG_MASTER_STATUS,
&val2);
vars->line_speed = ELINK_SPEED_10000;
vars->duplex = DUPLEX_FULL;
ELINK_DEBUG_P2(cb, "SFX7101 AN status 0x%x->Master=%x\n",
val2, (val2 & (1<<14)));
elink_ext_phy_10G_an_resolve(cb, phy, vars);
elink_ext_phy_resolve_fc(phy, params, vars);
if (val2 & (1<<11))
vars->link_status |=
LINK_STATUS_LINK_PARTNER_10GXFD_CAPABLE;
}
return link_up;
}
static elink_status_t
elink_7101_format_ver(u32 spirom_ver, u8 *str, u16 *len)
{
if (*len < 5)
return ELINK_STATUS_ERROR;
str[0] = (spirom_ver & 0xFF);
str[1] = (spirom_ver & 0xFF00) >> 8;
str[2] = (spirom_ver & 0xFF0000) >> 16;
str[3] = (spirom_ver & 0xFF000000) >> 24;
str[4] = '\0';
*len -= 5;
return ELINK_STATUS_OK;
}
void elink_sfx7101_sp_sw_reset(struct elink_dev *cb, struct elink_phy *phy)
{
u16 val, cnt;
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_7101_RESET, &val);
for (cnt = 0; cnt < 10; cnt++) {
MSLEEP(cb, 50);
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_7101_RESET,
(val | (1<<15)));
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_7101_RESET, &val);
if ((val & (1<<15)) == 0)
break;
}
}
static void elink_7101_hw_reset(struct elink_phy *phy,
struct elink_params *params) {
#ifdef ELINK_ENHANCEMENTS
ELINK_SET_GPIO(params->cb, MISC_REGISTERS_GPIO_2,
MISC_REGISTERS_GPIO_OUTPUT_LOW, params->port);
ELINK_SET_GPIO(params->cb, MISC_REGISTERS_GPIO_1,
MISC_REGISTERS_GPIO_OUTPUT_LOW, params->port);
#endif
}
static void elink_7101_set_link_led(struct elink_phy *phy,
struct elink_params *params, u8 mode)
{
u16 val = 0;
struct elink_dev *cb = params->cb;
switch (mode) {
case ELINK_LED_MODE_FRONT_PANEL_OFF:
case ELINK_LED_MODE_OFF:
val = 2;
break;
case ELINK_LED_MODE_ON:
val = 1;
break;
case ELINK_LED_MODE_OPER:
val = 0;
break;
}
elink_cl45_write(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_7107_LINK_LED_CNTL,
val);
}
#endif
#endif
static const struct elink_phy phy_null = {
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_NOT_CONN,
0,
0,
ELINK_FLAGS_INIT_XGXS_FIRST,
{0xffff, 0xffff, 0xffff, 0xffff},
{0xffff, 0xffff, 0xffff, 0xffff},
0,
0,
ELINK_ETH_PHY_NOT_PRESENT,
ELINK_ETH_SFP_UNKNOWN,
0,
0,
0,
0,
0,
0,
(config_init_t)NULL,
(read_status_t)NULL,
(link_reset_t)NULL,
(config_loopback_t)NULL,
(format_fw_ver_t)NULL,
(hw_reset_t)NULL,
(set_link_led_t)NULL,
(phy_specific_func_t)NULL
};
#ifndef EXCLUDE_SERDES
static const struct elink_phy phy_serdes = {
PORT_HW_CFG_SERDES_EXT_PHY_TYPE_DIRECT,
0xff,
0,
0,
{0xffff, 0xffff, 0xffff, 0xffff},
{0xffff, 0xffff, 0xffff, 0xffff},
0,
(ELINK_SUPPORTED_10baseT_Half |
ELINK_SUPPORTED_10baseT_Full |
ELINK_SUPPORTED_100baseT_Half |
ELINK_SUPPORTED_100baseT_Full |
ELINK_SUPPORTED_1000baseT_Full |
ELINK_SUPPORTED_2500baseX_Full |
ELINK_SUPPORTED_TP |
ELINK_SUPPORTED_Autoneg |
ELINK_SUPPORTED_Pause |
ELINK_SUPPORTED_Asym_Pause),
ELINK_ETH_PHY_BASE_T,
ELINK_ETH_SFP_UNKNOWN,
0,
0,
0,
0,
0,
0,
elink_xgxs_config_init,
elink_link_settings_status,
elink_int_link_reset,
(config_loopback_t)NULL,
(format_fw_ver_t)NULL,
(hw_reset_t)NULL,
(set_link_led_t)NULL,
(phy_specific_func_t)NULL
};
#endif
#ifndef EXCLUDE_XGXS
static const struct elink_phy phy_xgxs = {
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_DIRECT,
0xff,
0,
0,
{0xffff, 0xffff, 0xffff, 0xffff},
{0xffff, 0xffff, 0xffff, 0xffff},
0,
(ELINK_SUPPORTED_10baseT_Half |
ELINK_SUPPORTED_10baseT_Full |
ELINK_SUPPORTED_100baseT_Half |
ELINK_SUPPORTED_100baseT_Full |
ELINK_SUPPORTED_1000baseT_Full |
ELINK_SUPPORTED_2500baseX_Full |
ELINK_SUPPORTED_10000baseT_Full |
ELINK_SUPPORTED_FIBRE |
ELINK_SUPPORTED_Autoneg |
ELINK_SUPPORTED_Pause |
ELINK_SUPPORTED_Asym_Pause),
ELINK_ETH_PHY_CX4,
ELINK_ETH_SFP_UNKNOWN,
0,
0,
0,
0,
0,
0,
#ifndef EXCLUDE_NON_COMMON_INIT
elink_xgxs_config_init,
elink_link_settings_status,
elink_int_link_reset,
elink_set_xgxs_loopback,
(format_fw_ver_t)NULL,
(hw_reset_t)NULL,
(set_link_led_t)NULL,
elink_xgxs_specific_func
#endif
};
#endif
#ifndef EXCLUDE_WARPCORE
static const struct elink_phy phy_warpcore = {
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_DIRECT,
0xff,
0,
ELINK_FLAGS_TX_ERROR_CHECK,
{0xffff, 0xffff, 0xffff, 0xffff},
{0xffff, 0xffff, 0xffff, 0xffff},
0,
(ELINK_SUPPORTED_10baseT_Half |
ELINK_SUPPORTED_10baseT_Full |
ELINK_SUPPORTED_100baseT_Half |
ELINK_SUPPORTED_100baseT_Full |
ELINK_SUPPORTED_1000baseT_Full |
ELINK_SUPPORTED_10000baseT_Full |
ELINK_SUPPORTED_20000baseKR2_Full |
ELINK_SUPPORTED_20000baseMLD2_Full |
ELINK_SUPPORTED_FIBRE |
ELINK_SUPPORTED_Autoneg |
ELINK_SUPPORTED_Pause |
ELINK_SUPPORTED_Asym_Pause),
ELINK_ETH_PHY_UNSPECIFIED,
ELINK_ETH_SFP_UNKNOWN,
0,
0,
0,
0,
0,
0,
#ifndef EXCLUDE_NON_COMMON_INIT
elink_warpcore_config_init,
elink_warpcore_read_status,
elink_warpcore_link_reset,
elink_set_warpcore_loopback,
(format_fw_ver_t)NULL,
elink_warpcore_hw_reset,
(set_link_led_t)NULL,
(phy_specific_func_t)NULL
#endif
};
#endif
#ifndef ELINK_EMUL_ONLY
#ifndef EXCLUDE_SFX7101
static const struct elink_phy phy_7101 = {
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_SFX7101,
0xff,
0,
ELINK_FLAGS_FAN_FAILURE_DET_REQ,
{0xffff, 0xffff, 0xffff, 0xffff},
{0xffff, 0xffff, 0xffff, 0xffff},
0,
(ELINK_SUPPORTED_10000baseT_Full |
ELINK_SUPPORTED_TP |
ELINK_SUPPORTED_Autoneg |
ELINK_SUPPORTED_Pause |
ELINK_SUPPORTED_Asym_Pause),
ELINK_ETH_PHY_BASE_T,
ELINK_ETH_SFP_UNKNOWN,
0,
0,
0,
0,
0,
0,
elink_7101_config_init,
elink_7101_read_status,
elink_common_ext_link_reset,
elink_7101_config_loopback,
elink_7101_format_ver,
elink_7101_hw_reset,
elink_7101_set_link_led,
(phy_specific_func_t)NULL
};
#endif
#ifndef EXCLUDE_BCM8727_BCM8073
static const struct elink_phy phy_8073 = {
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8073,
0xff,
0,
0,
{0xffff, 0xffff, 0xffff, 0xffff},
{0xffff, 0xffff, 0xffff, 0xffff},
0,
(ELINK_SUPPORTED_10000baseT_Full |
ELINK_SUPPORTED_2500baseX_Full |
ELINK_SUPPORTED_1000baseT_Full |
ELINK_SUPPORTED_FIBRE |
ELINK_SUPPORTED_Autoneg |
ELINK_SUPPORTED_Pause |
ELINK_SUPPORTED_Asym_Pause),
ELINK_ETH_PHY_KR,
ELINK_ETH_SFP_UNKNOWN,
0,
0,
0,
0,
0,
0,
#ifndef EXCLUDE_NON_COMMON_INIT
elink_8073_config_init,
elink_8073_read_status,
elink_8073_link_reset,
(config_loopback_t)NULL,
elink_format_ver,
(hw_reset_t)NULL,
(set_link_led_t)NULL,
elink_8073_specific_func
#endif
};
#endif
#ifndef EXCLUDE_BCM8705
static const struct elink_phy phy_8705 = {
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8705,
0xff,
0,
ELINK_FLAGS_INIT_XGXS_FIRST,
{0xffff, 0xffff, 0xffff, 0xffff},
{0xffff, 0xffff, 0xffff, 0xffff},
0,
(ELINK_SUPPORTED_10000baseT_Full |
ELINK_SUPPORTED_FIBRE |
ELINK_SUPPORTED_Pause |
ELINK_SUPPORTED_Asym_Pause),
ELINK_ETH_PHY_XFP_FIBER,
ELINK_ETH_SFP_UNKNOWN,
0,
0,
0,
0,
0,
0,
elink_8705_config_init,
elink_8705_read_status,
elink_common_ext_link_reset,
(config_loopback_t)NULL,
elink_null_format_ver,
(hw_reset_t)NULL,
(set_link_led_t)NULL,
(phy_specific_func_t)NULL
};
#endif
#ifndef EXCLUDE_BCM87x6
static const struct elink_phy phy_8706 = {
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8706,
0xff,
0,
ELINK_FLAGS_INIT_XGXS_FIRST,
{0xffff, 0xffff, 0xffff, 0xffff},
{0xffff, 0xffff, 0xffff, 0xffff},
0,
(ELINK_SUPPORTED_10000baseT_Full |
ELINK_SUPPORTED_1000baseT_Full |
ELINK_SUPPORTED_FIBRE |
ELINK_SUPPORTED_Pause |
ELINK_SUPPORTED_Asym_Pause),
ELINK_ETH_PHY_SFPP_10G_FIBER,
ELINK_ETH_SFP_UNKNOWN,
0,
0,
0,
0,
0,
0,
elink_8706_config_init,
elink_8706_read_status,
elink_common_ext_link_reset,
(config_loopback_t)NULL,
elink_format_ver,
(hw_reset_t)NULL,
(set_link_led_t)NULL,
(phy_specific_func_t)NULL
};
static const struct elink_phy phy_8726 = {
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8726,
0xff,
0,
(ELINK_FLAGS_INIT_XGXS_FIRST |
ELINK_FLAGS_TX_ERROR_CHECK),
{0xffff, 0xffff, 0xffff, 0xffff},
{0xffff, 0xffff, 0xffff, 0xffff},
0,
(ELINK_SUPPORTED_10000baseT_Full |
ELINK_SUPPORTED_1000baseT_Full |
ELINK_SUPPORTED_Autoneg |
ELINK_SUPPORTED_FIBRE |
ELINK_SUPPORTED_Pause |
ELINK_SUPPORTED_Asym_Pause),
ELINK_ETH_PHY_NOT_PRESENT,
ELINK_ETH_SFP_UNKNOWN,
0,
0,
0,
0,
0,
0,
elink_8726_config_init,
elink_8726_read_status,
elink_8726_link_reset,
elink_8726_config_loopback,
elink_format_ver,
(hw_reset_t)NULL,
(set_link_led_t)NULL,
(phy_specific_func_t)NULL
};
#endif
#ifndef EXCLUDE_BCM8727_BCM8073
static const struct elink_phy phy_8727 = {
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727,
0xff,
0,
(ELINK_FLAGS_FAN_FAILURE_DET_REQ |
ELINK_FLAGS_TX_ERROR_CHECK),
{0xffff, 0xffff, 0xffff, 0xffff},
{0xffff, 0xffff, 0xffff, 0xffff},
0,
(ELINK_SUPPORTED_10000baseT_Full |
ELINK_SUPPORTED_1000baseT_Full |
ELINK_SUPPORTED_FIBRE |
ELINK_SUPPORTED_Pause |
ELINK_SUPPORTED_Asym_Pause),
ELINK_ETH_PHY_NOT_PRESENT,
ELINK_ETH_SFP_UNKNOWN,
0,
0,
0,
0,
0,
0,
#ifndef EXCLUDE_NON_COMMON_INIT
elink_8727_config_init,
elink_8727_read_status,
elink_8727_link_reset,
(config_loopback_t)NULL,
elink_format_ver,
elink_8727_hw_reset,
elink_8727_set_link_led,
elink_8727_specific_func
#endif
};
#endif
#ifndef EXCLUDE_BCM8481
static const struct elink_phy phy_8481 = {
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8481,
0xff,
0,
ELINK_FLAGS_FAN_FAILURE_DET_REQ |
ELINK_FLAGS_REARM_LATCH_SIGNAL,
{0xffff, 0xffff, 0xffff, 0xffff},
{0xffff, 0xffff, 0xffff, 0xffff},
0,
(ELINK_SUPPORTED_10baseT_Half |
ELINK_SUPPORTED_10baseT_Full |
ELINK_SUPPORTED_100baseT_Half |
ELINK_SUPPORTED_100baseT_Full |
ELINK_SUPPORTED_1000baseT_Full |
ELINK_SUPPORTED_10000baseT_Full |
ELINK_SUPPORTED_TP |
ELINK_SUPPORTED_Autoneg |
ELINK_SUPPORTED_Pause |
ELINK_SUPPORTED_Asym_Pause),
ELINK_ETH_PHY_BASE_T,
ELINK_ETH_SFP_UNKNOWN,
0,
0,
0,
0,
0,
0,
#ifndef EXCLUDE_NON_COMMON_INIT
elink_8481_config_init,
elink_848xx_read_status,
elink_8481_link_reset,
(config_loopback_t)NULL,
elink_848xx_format_ver,
elink_8481_hw_reset,
elink_848xx_set_link_led,
(phy_specific_func_t)NULL
#endif
};
static const struct elink_phy phy_84823 = {
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84823,
0xff,
0,
(ELINK_FLAGS_FAN_FAILURE_DET_REQ |
ELINK_FLAGS_REARM_LATCH_SIGNAL |
ELINK_FLAGS_TX_ERROR_CHECK),
{0xffff, 0xffff, 0xffff, 0xffff},
{0xffff, 0xffff, 0xffff, 0xffff},
0,
(ELINK_SUPPORTED_10baseT_Half |
ELINK_SUPPORTED_10baseT_Full |
ELINK_SUPPORTED_100baseT_Half |
ELINK_SUPPORTED_100baseT_Full |
ELINK_SUPPORTED_1000baseT_Full |
ELINK_SUPPORTED_10000baseT_Full |
ELINK_SUPPORTED_TP |
ELINK_SUPPORTED_Autoneg |
ELINK_SUPPORTED_Pause |
ELINK_SUPPORTED_Asym_Pause),
ELINK_ETH_PHY_BASE_T,
ELINK_ETH_SFP_UNKNOWN,
0,
0,
0,
0,
0,
0,
#ifndef EXCLUDE_NON_COMMON_INIT
elink_848x3_config_init,
elink_848xx_read_status,
elink_848x3_link_reset,
(config_loopback_t)NULL,
elink_848xx_format_ver,
(hw_reset_t)NULL,
elink_848xx_set_link_led,
elink_848xx_specific_func
#endif
};
#endif
#ifndef EXCLUDE_BCM84833
static const struct elink_phy phy_84833 = {
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84833,
0xff,
0,
(ELINK_FLAGS_FAN_FAILURE_DET_REQ |
ELINK_FLAGS_REARM_LATCH_SIGNAL |
ELINK_FLAGS_TX_ERROR_CHECK |
ELINK_FLAGS_TEMPERATURE),
{0xffff, 0xffff, 0xffff, 0xffff},
{0xffff, 0xffff, 0xffff, 0xffff},
0,
(ELINK_SUPPORTED_100baseT_Half |
ELINK_SUPPORTED_100baseT_Full |
ELINK_SUPPORTED_1000baseT_Full |
ELINK_SUPPORTED_10000baseT_Full |
ELINK_SUPPORTED_TP |
ELINK_SUPPORTED_Autoneg |
ELINK_SUPPORTED_Pause |
ELINK_SUPPORTED_Asym_Pause),
ELINK_ETH_PHY_BASE_T,
ELINK_ETH_SFP_UNKNOWN,
0,
0,
0,
0,
0,
0,
#ifndef EXCLUDE_NON_COMMON_INIT
elink_848x3_config_init,
elink_848xx_read_status,
elink_848x3_link_reset,
(config_loopback_t)NULL,
elink_848xx_format_ver,
elink_84833_hw_reset_phy,
elink_848xx_set_link_led,
elink_848xx_specific_func
#endif
};
static const struct elink_phy phy_84834 = {
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84834,
0xff,
0,
ELINK_FLAGS_FAN_FAILURE_DET_REQ |
ELINK_FLAGS_REARM_LATCH_SIGNAL,
{0xffff, 0xffff, 0xffff, 0xffff},
{0xffff, 0xffff, 0xffff, 0xffff},
0,
(ELINK_SUPPORTED_100baseT_Half |
ELINK_SUPPORTED_100baseT_Full |
ELINK_SUPPORTED_1000baseT_Full |
ELINK_SUPPORTED_10000baseT_Full |
ELINK_SUPPORTED_TP |
ELINK_SUPPORTED_Autoneg |
ELINK_SUPPORTED_Pause |
ELINK_SUPPORTED_Asym_Pause),
ELINK_ETH_PHY_BASE_T,
ELINK_ETH_SFP_UNKNOWN,
0,
0,
0,
0,
0,
0,
#ifndef EXCLUDE_NON_COMMON_INIT
elink_848x3_config_init,
elink_848xx_read_status,
elink_848x3_link_reset,
(config_loopback_t)NULL,
elink_848xx_format_ver,
elink_84833_hw_reset_phy,
elink_848xx_set_link_led,
elink_848xx_specific_func
#endif
};
#endif
#ifndef EXCLUDE_BCM54618SE
static const struct elink_phy phy_54618se = {
PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM54618SE,
0xff,
0,
ELINK_FLAGS_INIT_XGXS_FIRST,
{0xffff, 0xffff, 0xffff, 0xffff},
{0xffff, 0xffff, 0xffff, 0xffff},
0,
(ELINK_SUPPORTED_10baseT_Half |
ELINK_SUPPORTED_10baseT_Full |
ELINK_SUPPORTED_100baseT_Half |
ELINK_SUPPORTED_100baseT_Full |
ELINK_SUPPORTED_1000baseT_Full |
ELINK_SUPPORTED_TP |
ELINK_SUPPORTED_Autoneg |
ELINK_SUPPORTED_Pause |
ELINK_SUPPORTED_Asym_Pause),
ELINK_ETH_PHY_BASE_T,
ELINK_ETH_SFP_UNKNOWN,
0,
0,
0,
0,
0,
0,
#ifndef EXCLUDE_NON_COMMON_INIT
elink_54618se_config_init,
elink_54618se_read_status,
elink_54618se_link_reset,
elink_54618se_config_loopback,
(format_fw_ver_t)NULL,
(hw_reset_t)NULL,
elink_5461x_set_link_led,
elink_54618se_specific_func
#endif
};
#endif
#endif
#ifndef EXCLUDE_COMMON_INIT
static void elink_populate_preemphasis(struct elink_dev *cb, u32 shmem_base,
struct elink_phy *phy, u8 port,
u8 phy_index)
{
u32 rx = 0, tx = 0, i;
for (i = 0; i < 2; i++) {
if (phy_index == ELINK_INT_PHY || phy_index == ELINK_EXT_PHY1) {
rx = REG_RD(cb, shmem_base +
OFFSETOF(struct shmem_region,
dev_info.port_hw_config[port].xgxs_config_rx[i<<1]));
tx = REG_RD(cb, shmem_base +
OFFSETOF(struct shmem_region,
dev_info.port_hw_config[port].xgxs_config_tx[i<<1]));
} else {
rx = REG_RD(cb, shmem_base +
OFFSETOF(struct shmem_region,
dev_info.port_hw_config[port].xgxs_config2_rx[i<<1]));
tx = REG_RD(cb, shmem_base +
OFFSETOF(struct shmem_region,
dev_info.port_hw_config[port].xgxs_config2_rx[i<<1]));
}
phy->rx_preemphasis[i << 1] = ((rx>>16) & 0xffff);
phy->rx_preemphasis[(i << 1) + 1] = (rx & 0xffff);
phy->tx_preemphasis[i << 1] = ((tx>>16) & 0xffff);
phy->tx_preemphasis[(i << 1) + 1] = (tx & 0xffff);
}
}
#ifndef ELINK_EMUL_ONLY
static u32 elink_get_ext_phy_config(struct elink_dev *cb, u32 shmem_base,
u8 phy_index, u8 port)
{
u32 ext_phy_config = 0;
switch (phy_index) {
case ELINK_EXT_PHY1:
ext_phy_config = REG_RD(cb, shmem_base +
OFFSETOF(struct shmem_region,
dev_info.port_hw_config[port].external_phy_config));
break;
case ELINK_EXT_PHY2:
ext_phy_config = REG_RD(cb, shmem_base +
OFFSETOF(struct shmem_region,
dev_info.port_hw_config[port].external_phy_config2));
break;
default:
ELINK_DEBUG_P1(cb, "Invalid phy_index %d\n", phy_index);
return ELINK_STATUS_ERROR;
}
return ext_phy_config;
}
#endif
static elink_status_t elink_populate_int_phy(struct elink_dev *cb, u32 shmem_base, u8 port,
struct elink_phy *phy)
{
u32 phy_addr;
u32 chip_id;
u32 switch_cfg = (REG_RD(cb, shmem_base +
OFFSETOF(struct shmem_region,
dev_info.port_feature_config[port].link_config)) &
PORT_FEATURE_CONNECTED_SWITCH_MASK);
chip_id = (REG_RD(cb, MISC_REG_CHIP_NUM) << 16) |
((REG_RD(cb, MISC_REG_CHIP_REV) & 0xf) << 12);
ELINK_DEBUG_P1(cb, ":chip_id = 0x%x\n", chip_id);
#ifndef EXCLUDE_WARPCORE
if (ELINK_USES_WARPCORE(chip_id)) {
u32 serdes_net_if;
phy_addr = REG_RD(cb,
MISC_REG_WC0_CTRL_PHY_ADDR);
*phy = phy_warpcore;
if (REG_RD(cb, MISC_REG_PORT4MODE_EN_OVWR) == 0x3)
phy->flags |= ELINK_FLAGS_4_PORT_MODE;
else
phy->flags &= ~ELINK_FLAGS_4_PORT_MODE;
serdes_net_if = (REG_RD(cb, shmem_base +
OFFSETOF(struct shmem_region, dev_info.
port_hw_config[port].default_cfg)) &
PORT_HW_CFG_NET_SERDES_IF_MASK);
switch (serdes_net_if) {
case PORT_HW_CFG_NET_SERDES_IF_SGMII:
phy->supported &= (ELINK_SUPPORTED_10baseT_Half |
ELINK_SUPPORTED_10baseT_Full |
ELINK_SUPPORTED_100baseT_Half |
ELINK_SUPPORTED_100baseT_Full |
ELINK_SUPPORTED_1000baseT_Full |
ELINK_SUPPORTED_FIBRE |
ELINK_SUPPORTED_Autoneg |
ELINK_SUPPORTED_Pause |
ELINK_SUPPORTED_Asym_Pause);
phy->media_type = ELINK_ETH_PHY_BASE_T;
break;
case PORT_HW_CFG_NET_SERDES_IF_XFI:
phy->supported &= (ELINK_SUPPORTED_1000baseT_Full |
ELINK_SUPPORTED_10000baseT_Full |
ELINK_SUPPORTED_FIBRE |
ELINK_SUPPORTED_Pause |
ELINK_SUPPORTED_Asym_Pause);
phy->media_type = ELINK_ETH_PHY_XFP_FIBER;
break;
case PORT_HW_CFG_NET_SERDES_IF_SFI:
phy->supported &= (ELINK_SUPPORTED_1000baseT_Full |
ELINK_SUPPORTED_10000baseT_Full |
ELINK_SUPPORTED_FIBRE |
ELINK_SUPPORTED_Pause |
ELINK_SUPPORTED_Asym_Pause);
phy->media_type = ELINK_ETH_PHY_SFPP_10G_FIBER;
break;
case PORT_HW_CFG_NET_SERDES_IF_KR:
phy->media_type = ELINK_ETH_PHY_KR;
phy->supported &= (ELINK_SUPPORTED_1000baseT_Full |
ELINK_SUPPORTED_10000baseT_Full |
ELINK_SUPPORTED_FIBRE |
ELINK_SUPPORTED_Autoneg |
ELINK_SUPPORTED_Pause |
ELINK_SUPPORTED_Asym_Pause);
break;
case PORT_HW_CFG_NET_SERDES_IF_DXGXS:
phy->media_type = ELINK_ETH_PHY_KR;
phy->flags |= ELINK_FLAGS_WC_DUAL_MODE;
phy->supported &= (ELINK_SUPPORTED_20000baseMLD2_Full |
ELINK_SUPPORTED_FIBRE |
ELINK_SUPPORTED_Pause |
ELINK_SUPPORTED_Asym_Pause);
break;
case PORT_HW_CFG_NET_SERDES_IF_KR2:
phy->media_type = ELINK_ETH_PHY_KR;
phy->flags |= ELINK_FLAGS_WC_DUAL_MODE;
phy->supported &= (ELINK_SUPPORTED_20000baseKR2_Full |
ELINK_SUPPORTED_10000baseT_Full |
ELINK_SUPPORTED_1000baseT_Full |
ELINK_SUPPORTED_Autoneg |
ELINK_SUPPORTED_FIBRE |
ELINK_SUPPORTED_Pause |
ELINK_SUPPORTED_Asym_Pause);
phy->flags &= ~ELINK_FLAGS_TX_ERROR_CHECK;
break;
default:
ELINK_DEBUG_P1(cb, "Unknown WC interface type 0x%x\n",
serdes_net_if);
break;
}
if (CHIP_REV(chip_id) == CHIP_REV_Ax)
phy->flags |= ELINK_FLAGS_MDC_MDIO_WA;
else
phy->flags |= ELINK_FLAGS_MDC_MDIO_WA_B0;
} else
#endif
{
switch (switch_cfg) {
#ifndef EXCLUDE_SERDES
case ELINK_SWITCH_CFG_1G:
phy_addr = REG_RD(cb,
NIG_REG_SERDES0_CTRL_PHY_ADDR +
port * 0x10);
*phy = phy_serdes;
break;
#endif
#ifndef EXCLUDE_XGXS
case ELINK_SWITCH_CFG_10G:
phy_addr = REG_RD(cb,
NIG_REG_XGXS0_CTRL_PHY_ADDR +
port * 0x18);
*phy = phy_xgxs;
break;
#endif
default:
ELINK_DEBUG_P0(cb, "Invalid switch_cfg\n");
return ELINK_STATUS_ERROR;
}
}
phy->addr = (u8)phy_addr;
phy->mdio_ctrl = elink_get_emac_base(cb,
SHARED_HW_CFG_MDC_MDIO_ACCESS1_BOTH,
port);
if (CHIP_IS_E2(chip_id))
phy->def_md_devad = ELINK_E2_DEFAULT_PHY_DEV_ADDR;
else
phy->def_md_devad = ELINK_DEFAULT_PHY_DEV_ADDR;
ELINK_DEBUG_P3(cb, "Internal phy port=%d, addr=0x%x, mdio_ctl=0x%x\n",
port, phy->addr, phy->mdio_ctrl);
elink_populate_preemphasis(cb, shmem_base, phy, port, ELINK_INT_PHY);
return ELINK_STATUS_OK;
}
#ifndef ELINK_EMUL_ONLY
static elink_status_t elink_populate_ext_phy(struct elink_dev *cb,
u8 phy_index,
u32 shmem_base,
u32 shmem2_base,
u8 port,
struct elink_phy *phy)
{
u32 ext_phy_config, phy_type, config2;
u32 mdc_mdio_access = SHARED_HW_CFG_MDC_MDIO_ACCESS1_BOTH;
ext_phy_config = elink_get_ext_phy_config(cb, shmem_base,
phy_index, port);
phy_type = ELINK_XGXS_EXT_PHY_TYPE(ext_phy_config);
switch (phy_type) {
#ifndef EXCLUDE_BCM8727_BCM8073
case PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8073:
mdc_mdio_access = SHARED_HW_CFG_MDC_MDIO_ACCESS1_SWAPPED;
*phy = phy_8073;
break;
#endif
#ifndef EXCLUDE_BCM8705
case PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8705:
*phy = phy_8705;
break;
#endif
#ifndef EXCLUDE_BCM87x6
case PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8706:
*phy = phy_8706;
break;
case PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8726:
mdc_mdio_access = SHARED_HW_CFG_MDC_MDIO_ACCESS1_EMAC1;
*phy = phy_8726;
break;
#endif
#ifndef EXCLUDE_BCM8727_BCM8073
case PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727_NOC:
mdc_mdio_access = SHARED_HW_CFG_MDC_MDIO_ACCESS1_EMAC1;
*phy = phy_8727;
phy->flags |= ELINK_FLAGS_NOC;
break;
case PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8722:
case PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727:
mdc_mdio_access = SHARED_HW_CFG_MDC_MDIO_ACCESS1_EMAC1;
*phy = phy_8727;
break;
#endif
#ifndef EXCLUDE_BCM8481
case PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8481:
*phy = phy_8481;
break;
case PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84823:
*phy = phy_84823;
break;
#endif
#ifndef EXCLUDE_BCM84833
case PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84833:
*phy = phy_84833;
break;
case PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84834:
*phy = phy_84834;
break;
#endif
#ifndef EXCLUDE_BCM54618SE
case PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM54616:
case PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM54618SE:
*phy = phy_54618se;
if (phy_type == PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM54618SE)
phy->flags |= ELINK_FLAGS_EEE;
break;
#endif
#ifndef EXCLUDE_SFX7101
case PORT_HW_CFG_XGXS_EXT_PHY_TYPE_SFX7101:
*phy = phy_7101;
break;
#endif
case PORT_HW_CFG_XGXS_EXT_PHY_TYPE_FAILURE:
*phy = phy_null;
return ELINK_STATUS_ERROR;
default:
*phy = phy_null;
if ((phy_type != PORT_HW_CFG_XGXS_EXT_PHY_TYPE_DIRECT) &&
(phy_type != PORT_HW_CFG_XGXS_EXT_PHY_TYPE_NOT_CONN))
return ELINK_STATUS_ERROR;
return ELINK_STATUS_OK;
}
phy->addr = ELINK_XGXS_EXT_PHY_ADDR(ext_phy_config);
elink_populate_preemphasis(cb, shmem_base, phy, port, phy_index);
config2 = REG_RD(cb, shmem_base + OFFSETOF(struct shmem_region,
dev_info.shared_hw_config.config2));
if (phy_index == ELINK_EXT_PHY1) {
phy->ver_addr = shmem_base + OFFSETOF(struct shmem_region,
port_mb[port].ext_phy_fw_version);
if (config2 & SHARED_HW_CFG_MDC_MDIO_ACCESS1_MASK)
mdc_mdio_access = config2 &
SHARED_HW_CFG_MDC_MDIO_ACCESS1_MASK;
} else {
u32 size = REG_RD(cb, shmem2_base);
if (size >
OFFSETOF(struct shmem2_region, ext_phy_fw_version2)) {
phy->ver_addr = shmem2_base +
OFFSETOF(struct shmem2_region,
ext_phy_fw_version2[port]);
}
if (config2 & SHARED_HW_CFG_MDC_MDIO_ACCESS2_MASK)
mdc_mdio_access = (config2 &
SHARED_HW_CFG_MDC_MDIO_ACCESS2_MASK) >>
(SHARED_HW_CFG_MDC_MDIO_ACCESS2_SHIFT -
SHARED_HW_CFG_MDC_MDIO_ACCESS1_SHIFT);
}
phy->mdio_ctrl = elink_get_emac_base(cb, mdc_mdio_access, port);
if (((phy->type == PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84833) ||
(phy->type == PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84834)) &&
(phy->ver_addr)) {
u32 raw_ver = REG_RD(cb, phy->ver_addr);
if (((raw_ver & 0x7F) <= 39) &&
(((raw_ver & 0xF80) >> 7) <= 1))
phy->supported &= ~(ELINK_SUPPORTED_100baseT_Half |
ELINK_SUPPORTED_100baseT_Full);
}
ELINK_DEBUG_P3(cb, "phy_type 0x%x port %d found in index %d\n",
phy_type, port, phy_index);
ELINK_DEBUG_P2(cb, " addr=0x%x, mdio_ctl=0x%x\n",
phy->addr, phy->mdio_ctrl);
return ELINK_STATUS_OK;
}
#endif
static elink_status_t elink_populate_phy(struct elink_dev *cb, u8 phy_index, u32 shmem_base,
u32 shmem2_base, u8 port, struct elink_phy *phy)
{
elink_status_t status = ELINK_STATUS_OK;
phy->type = PORT_HW_CFG_XGXS_EXT_PHY_TYPE_NOT_CONN;
if (phy_index == ELINK_INT_PHY)
return elink_populate_int_phy(cb, shmem_base, port, phy);
#ifndef ELINK_EMUL_ONLY
status = elink_populate_ext_phy(cb, phy_index, shmem_base, shmem2_base,
port, phy);
#endif
return status;
}
static void elink_phy_def_cfg(struct elink_params *params,
struct elink_phy *phy,
u8 phy_index)
{
struct elink_dev *cb = params->cb;
u32 link_config;
if (phy_index == ELINK_EXT_PHY2) {
link_config = REG_RD(cb, params->shmem_base +
OFFSETOF(struct shmem_region, dev_info.
port_feature_config[params->port].link_config2));
phy->speed_cap_mask = REG_RD(cb, params->shmem_base +
OFFSETOF(struct shmem_region,
dev_info.
port_hw_config[params->port].speed_capability_mask2));
} else {
link_config = REG_RD(cb, params->shmem_base +
OFFSETOF(struct shmem_region, dev_info.
port_feature_config[params->port].link_config));
phy->speed_cap_mask = REG_RD(cb, params->shmem_base +
OFFSETOF(struct shmem_region,
dev_info.
port_hw_config[params->port].speed_capability_mask));
}
ELINK_DEBUG_P3(cb,
"Default config phy idx %x cfg 0x%x speed_cap_mask 0x%x\n",
phy_index, link_config, phy->speed_cap_mask);
phy->req_duplex = DUPLEX_FULL;
switch (link_config & PORT_FEATURE_LINK_SPEED_MASK) {
case PORT_FEATURE_LINK_SPEED_10M_HALF:
phy->req_duplex = DUPLEX_HALF;
case PORT_FEATURE_LINK_SPEED_10M_FULL:
phy->req_line_speed = ELINK_SPEED_10;
break;
case PORT_FEATURE_LINK_SPEED_100M_HALF:
phy->req_duplex = DUPLEX_HALF;
case PORT_FEATURE_LINK_SPEED_100M_FULL:
phy->req_line_speed = ELINK_SPEED_100;
break;
case PORT_FEATURE_LINK_SPEED_1G:
phy->req_line_speed = ELINK_SPEED_1000;
break;
case PORT_FEATURE_LINK_SPEED_2_5G:
phy->req_line_speed = ELINK_SPEED_2500;
break;
case PORT_FEATURE_LINK_SPEED_10G_CX4:
phy->req_line_speed = ELINK_SPEED_10000;
break;
default:
phy->req_line_speed = ELINK_SPEED_AUTO_NEG;
break;
}
switch (link_config & PORT_FEATURE_FLOW_CONTROL_MASK) {
case PORT_FEATURE_FLOW_CONTROL_AUTO:
phy->req_flow_ctrl = ELINK_FLOW_CTRL_AUTO;
break;
case PORT_FEATURE_FLOW_CONTROL_TX:
phy->req_flow_ctrl = ELINK_FLOW_CTRL_TX;
break;
case PORT_FEATURE_FLOW_CONTROL_RX:
phy->req_flow_ctrl = ELINK_FLOW_CTRL_RX;
break;
case PORT_FEATURE_FLOW_CONTROL_BOTH:
phy->req_flow_ctrl = ELINK_FLOW_CTRL_BOTH;
break;
default:
phy->req_flow_ctrl = ELINK_FLOW_CTRL_NONE;
break;
}
}
#endif
u32 elink_phy_selection(struct elink_params *params)
{
u32 phy_config_swapped, prio_cfg;
u32 return_cfg = PORT_HW_CFG_PHY_SELECTION_HARDWARE_DEFAULT;
phy_config_swapped = params->multi_phy_config &
PORT_HW_CFG_PHY_SWAPPED_ENABLED;
prio_cfg = params->multi_phy_config &
PORT_HW_CFG_PHY_SELECTION_MASK;
if (phy_config_swapped) {
switch (prio_cfg) {
case PORT_HW_CFG_PHY_SELECTION_FIRST_PHY_PRIORITY:
return_cfg = PORT_HW_CFG_PHY_SELECTION_SECOND_PHY_PRIORITY;
break;
case PORT_HW_CFG_PHY_SELECTION_SECOND_PHY_PRIORITY:
return_cfg = PORT_HW_CFG_PHY_SELECTION_FIRST_PHY_PRIORITY;
break;
case PORT_HW_CFG_PHY_SELECTION_SECOND_PHY:
return_cfg = PORT_HW_CFG_PHY_SELECTION_FIRST_PHY;
break;
case PORT_HW_CFG_PHY_SELECTION_FIRST_PHY:
return_cfg = PORT_HW_CFG_PHY_SELECTION_SECOND_PHY;
break;
}
} else
return_cfg = prio_cfg;
return return_cfg;
}
#ifndef EXCLUDE_COMMON_INIT
elink_status_t elink_phy_probe(struct elink_params *params)
{
u8 phy_index, actual_phy_idx;
u32 phy_config_swapped, sync_offset, media_types;
struct elink_dev *cb = params->cb;
struct elink_phy *phy;
params->num_phys = 0;
ELINK_DEBUG_P0(cb, "Begin phy probe\n");
#ifdef ELINK_INCLUDE_EMUL
if (CHIP_REV_IS_EMUL(params->chip_id))
return ELINK_STATUS_OK;
#endif
phy_config_swapped = params->multi_phy_config &
PORT_HW_CFG_PHY_SWAPPED_ENABLED;
for (phy_index = ELINK_INT_PHY; phy_index < ELINK_MAX_PHYS;
phy_index++) {
actual_phy_idx = phy_index;
if (phy_config_swapped) {
if (phy_index == ELINK_EXT_PHY1)
actual_phy_idx = ELINK_EXT_PHY2;
else if (phy_index == ELINK_EXT_PHY2)
actual_phy_idx = ELINK_EXT_PHY1;
}
ELINK_DEBUG_P3(cb, "phy_config_swapped %x, phy_index %x,"
" actual_phy_idx %x\n", phy_config_swapped,
phy_index, actual_phy_idx);
phy = ¶ms->phy[actual_phy_idx];
if (elink_populate_phy(cb, phy_index, params->shmem_base,
params->shmem2_base, params->port,
phy) != ELINK_STATUS_OK) {
params->num_phys = 0;
ELINK_DEBUG_P1(cb, "phy probe failed in phy index %d\n",
phy_index);
for (phy_index = ELINK_INT_PHY;
phy_index < ELINK_MAX_PHYS;
phy_index++)
*phy = phy_null;
return ELINK_STATUS_ERROR;
}
if (phy->type == PORT_HW_CFG_XGXS_EXT_PHY_TYPE_NOT_CONN)
break;
if (params->feature_config_flags &
ELINK_FEATURE_CONFIG_DISABLE_REMOTE_FAULT_DET)
phy->flags &= ~ELINK_FLAGS_TX_ERROR_CHECK;
if (!(params->feature_config_flags &
ELINK_FEATURE_CONFIG_MT_SUPPORT))
phy->flags |= ELINK_FLAGS_MDC_MDIO_WA_G;
sync_offset = params->shmem_base +
OFFSETOF(struct shmem_region,
dev_info.port_hw_config[params->port].media_type);
media_types = REG_RD(cb, sync_offset);
if ((media_types & (PORT_HW_CFG_MEDIA_TYPE_PHY0_MASK <<
(PORT_HW_CFG_MEDIA_TYPE_PHY1_SHIFT *
actual_phy_idx))) == 0) {
media_types |= ((phy->media_type &
PORT_HW_CFG_MEDIA_TYPE_PHY0_MASK) <<
(PORT_HW_CFG_MEDIA_TYPE_PHY1_SHIFT *
actual_phy_idx));
}
REG_WR(cb, sync_offset, media_types);
elink_phy_def_cfg(params, phy, phy_index);
params->num_phys++;
}
ELINK_DEBUG_P1(cb, "End phy probe. #phys found %x\n", params->num_phys);
return ELINK_STATUS_OK;
}
#endif
#ifdef ELINK_AUX_POWER
u8 elink_phy_is_temperature_support(struct elink_params *params)
{
u8 phy_index;
struct elink_phy *phy;
for (phy_index = ELINK_INT_PHY; phy_index < params->num_phys;
phy_index++) {
phy = ¶ms->phy[phy_index];
if (phy->flags & ELINK_FLAGS_TEMPERATURE)
return 1;
}
return 0;
}
#endif
#ifdef ELINK_INCLUDE_EMUL
static elink_status_t elink_init_e3_emul_mac(struct elink_params *params,
struct elink_vars *vars)
{
struct elink_dev *cb = params->cb;
vars->line_speed = params->req_line_speed[0];
if (params->req_line_speed[0] == ELINK_SPEED_AUTO_NEG) {
if (params->feature_config_flags &
ELINK_FEATURE_CONFIG_EMUL_DISABLE_XMAC)
vars->line_speed = ELINK_SPEED_2500;
else if (elink_is_4_port_mode(cb))
vars->line_speed = ELINK_SPEED_10000;
else
vars->line_speed = ELINK_SPEED_20000;
}
if (vars->line_speed < ELINK_SPEED_10000) {
if ((params->feature_config_flags &
ELINK_FEATURE_CONFIG_EMUL_DISABLE_UMAC)) {
ELINK_DEBUG_P1(cb, "Invalid line speed %d while UMAC is"
" disabled!\n", params->req_line_speed[0]);
return ELINK_STATUS_ERROR;
}
switch (vars->line_speed) {
case ELINK_SPEED_10:
vars->link_status = ELINK_LINK_10TFD;
break;
case ELINK_SPEED_100:
vars->link_status = ELINK_LINK_100TXFD;
break;
case ELINK_SPEED_1000:
vars->link_status = ELINK_LINK_1000TFD;
break;
case ELINK_SPEED_2500:
vars->link_status = ELINK_LINK_2500TFD;
break;
default:
ELINK_DEBUG_P1(cb, "Invalid line speed %d for UMAC\n",
vars->line_speed);
return ELINK_STATUS_ERROR;
}
vars->link_status |= LINK_STATUS_LINK_UP;
if (params->loopback_mode == ELINK_LOOPBACK_UMAC)
elink_umac_enable(params, vars, 1);
else
elink_umac_enable(params, vars, 0);
} else {
if (params->feature_config_flags &
ELINK_FEATURE_CONFIG_EMUL_DISABLE_XMAC) {
ELINK_DEBUG_P1(cb, "Invalid line speed %d while XMAC is"
" disabled!\n", params->req_line_speed[0]);
return ELINK_STATUS_ERROR;
}
switch (vars->line_speed) {
case ELINK_SPEED_10000:
vars->link_status = ELINK_LINK_10GTFD;
break;
case ELINK_SPEED_20000:
vars->link_status = ELINK_LINK_20GTFD;
break;
default:
ELINK_DEBUG_P1(cb, "Invalid line speed %d for XMAC\n",
vars->line_speed);
return ELINK_STATUS_ERROR;
}
vars->link_status |= LINK_STATUS_LINK_UP;
if (params->loopback_mode == ELINK_LOOPBACK_XMAC)
elink_xmac_enable(params, vars, 1);
else
elink_xmac_enable(params, vars, 0);
}
return ELINK_STATUS_OK;
}
static elink_status_t elink_init_emul(struct elink_params *params,
struct elink_vars *vars)
{
struct elink_dev *cb = params->cb;
if (CHIP_IS_E3(params->chip_id)) {
if (elink_init_e3_emul_mac(params, vars) !=
ELINK_STATUS_OK)
return ELINK_STATUS_ERROR;
} else {
if (params->feature_config_flags &
ELINK_FEATURE_CONFIG_EMUL_DISABLE_BMAC) {
vars->line_speed = ELINK_SPEED_1000;
vars->link_status = (LINK_STATUS_LINK_UP |
ELINK_LINK_1000XFD);
if (params->loopback_mode ==
ELINK_LOOPBACK_EMAC)
elink_emac_enable(params, vars, 1);
else
elink_emac_enable(params, vars, 0);
} else {
vars->line_speed = ELINK_SPEED_10000;
vars->link_status = (LINK_STATUS_LINK_UP |
ELINK_LINK_10GTFD);
if (params->loopback_mode ==
ELINK_LOOPBACK_BMAC)
elink_bmac_enable(params, vars, 1, 1);
else
elink_bmac_enable(params, vars, 0, 1);
}
}
vars->link_up = 1;
vars->duplex = DUPLEX_FULL;
vars->flow_ctrl = ELINK_FLOW_CTRL_NONE;
#ifndef ELINK_AUX_POWER
if (CHIP_IS_E1X(params->chip_id))
elink_pbf_update(params, vars->flow_ctrl,
vars->line_speed);
#endif
REG_WR(cb, NIG_REG_EGRESS_DRAIN0_MODE + params->port*4, 0);
elink_update_mng(params, vars->link_status);
return ELINK_STATUS_OK;
}
#endif
#ifdef ELINK_INCLUDE_FPGA
static elink_status_t elink_init_fpga(struct elink_params *params,
struct elink_vars *vars)
{
struct elink_dev *cb = params->cb;
vars->duplex = DUPLEX_FULL;
vars->flow_ctrl = ELINK_FLOW_CTRL_NONE;
if (!(CHIP_IS_E1(params->chip_id))) {
vars->flow_ctrl = (ELINK_FLOW_CTRL_TX |
ELINK_FLOW_CTRL_RX);
vars->link_status |= (LINK_STATUS_TX_FLOW_CONTROL_ENABLED |
LINK_STATUS_RX_FLOW_CONTROL_ENABLED);
}
if (CHIP_IS_E3(params->chip_id)) {
vars->line_speed = params->req_line_speed[0];
switch (vars->line_speed) {
case ELINK_SPEED_AUTO_NEG:
vars->line_speed = ELINK_SPEED_2500;
case ELINK_SPEED_2500:
vars->link_status = ELINK_LINK_2500TFD;
break;
case ELINK_SPEED_1000:
vars->link_status = ELINK_LINK_1000XFD;
break;
case ELINK_SPEED_100:
vars->link_status = ELINK_LINK_100TXFD;
break;
case ELINK_SPEED_10:
vars->link_status = ELINK_LINK_10TFD;
break;
default:
ELINK_DEBUG_P1(cb, "Invalid link speed %d\n",
params->req_line_speed[0]);
return ELINK_STATUS_ERROR;
}
vars->link_status |= LINK_STATUS_LINK_UP;
if (params->loopback_mode == ELINK_LOOPBACK_UMAC)
elink_umac_enable(params, vars, 1);
else
elink_umac_enable(params, vars, 0);
} else {
vars->line_speed = ELINK_SPEED_10000;
vars->link_status = (LINK_STATUS_LINK_UP | ELINK_LINK_10GTFD);
if (params->loopback_mode == ELINK_LOOPBACK_EMAC)
elink_emac_enable(params, vars, 1);
else
elink_emac_enable(params, vars, 0);
}
vars->link_up = 1;
#ifndef ELINK_AUX_POWER
if (CHIP_IS_E1X(params->chip_id))
elink_pbf_update(params, vars->flow_ctrl,
vars->line_speed);
#endif
REG_WR(cb, NIG_REG_EGRESS_DRAIN0_MODE + params->port*4, 0);
elink_update_mng(params, vars->link_status);
return ELINK_STATUS_OK;
}
#endif
#ifdef ELINK_INCLUDE_LOOPBACK
static void elink_init_bmac_loopback(struct elink_params *params,
struct elink_vars *vars)
{
struct elink_dev *cb = params->cb;
vars->link_up = 1;
vars->line_speed = ELINK_SPEED_10000;
vars->duplex = DUPLEX_FULL;
vars->flow_ctrl = ELINK_FLOW_CTRL_NONE;
vars->mac_type = ELINK_MAC_TYPE_BMAC;
vars->phy_flags = PHY_XGXS_FLAG;
elink_xgxs_deassert(params);
elink_bmac_enable(params, vars, 1, 1);
REG_WR(cb, NIG_REG_EGRESS_DRAIN0_MODE + params->port*4, 0);
}
static void elink_init_emac_loopback(struct elink_params *params,
struct elink_vars *vars)
{
struct elink_dev *cb = params->cb;
vars->link_up = 1;
vars->line_speed = ELINK_SPEED_1000;
vars->duplex = DUPLEX_FULL;
vars->flow_ctrl = ELINK_FLOW_CTRL_NONE;
vars->mac_type = ELINK_MAC_TYPE_EMAC;
vars->phy_flags = PHY_XGXS_FLAG;
elink_xgxs_deassert(params);
elink_emac_enable(params, vars, 1);
elink_emac_program(params, vars);
REG_WR(cb, NIG_REG_EGRESS_DRAIN0_MODE + params->port*4, 0);
}
static void elink_init_xmac_loopback(struct elink_params *params,
struct elink_vars *vars)
{
struct elink_dev *cb = params->cb;
vars->link_up = 1;
if (!params->req_line_speed[0])
vars->line_speed = ELINK_SPEED_10000;
else
vars->line_speed = params->req_line_speed[0];
vars->duplex = DUPLEX_FULL;
vars->flow_ctrl = ELINK_FLOW_CTRL_NONE;
vars->mac_type = ELINK_MAC_TYPE_XMAC;
vars->phy_flags = PHY_XGXS_FLAG;
elink_set_aer_mmd(params, ¶ms->phy[0]);
elink_warpcore_reset_lane(cb, ¶ms->phy[0], 0);
params->phy[ELINK_INT_PHY].config_loopback(
¶ms->phy[ELINK_INT_PHY],
params);
elink_xmac_enable(params, vars, 1);
REG_WR(cb, NIG_REG_EGRESS_DRAIN0_MODE + params->port*4, 0);
}
static void elink_init_umac_loopback(struct elink_params *params,
struct elink_vars *vars)
{
struct elink_dev *cb = params->cb;
vars->link_up = 1;
vars->line_speed = ELINK_SPEED_1000;
vars->duplex = DUPLEX_FULL;
vars->flow_ctrl = ELINK_FLOW_CTRL_NONE;
vars->mac_type = ELINK_MAC_TYPE_UMAC;
vars->phy_flags = PHY_XGXS_FLAG;
elink_umac_enable(params, vars, 1);
REG_WR(cb, NIG_REG_EGRESS_DRAIN0_MODE + params->port*4, 0);
}
static void elink_init_xgxs_loopback(struct elink_params *params,
struct elink_vars *vars)
{
struct elink_dev *cb = params->cb;
struct elink_phy *int_phy = ¶ms->phy[ELINK_INT_PHY];
vars->link_up = 1;
vars->flow_ctrl = ELINK_FLOW_CTRL_NONE;
vars->duplex = DUPLEX_FULL;
if (params->req_line_speed[0] == ELINK_SPEED_1000)
vars->line_speed = ELINK_SPEED_1000;
else if ((params->req_line_speed[0] == ELINK_SPEED_20000) ||
(int_phy->flags & ELINK_FLAGS_WC_DUAL_MODE))
vars->line_speed = ELINK_SPEED_20000;
else
vars->line_speed = ELINK_SPEED_10000;
if (!ELINK_USES_WARPCORE(params->chip_id))
elink_xgxs_deassert(params);
elink_link_initialize(params, vars);
if (params->req_line_speed[0] == ELINK_SPEED_1000) {
if (ELINK_USES_WARPCORE(params->chip_id))
elink_umac_enable(params, vars, 0);
else {
elink_emac_program(params, vars);
elink_emac_enable(params, vars, 0);
}
} else {
if (ELINK_USES_WARPCORE(params->chip_id))
elink_xmac_enable(params, vars, 0);
else
elink_bmac_enable(params, vars, 0, 1);
}
if (params->loopback_mode == ELINK_LOOPBACK_XGXS) {
int_phy->config_loopback(int_phy, params);
} else {
u8 phy_index;
for (phy_index = ELINK_EXT_PHY1;
phy_index < params->num_phys; phy_index++)
if (params->phy[phy_index].config_loopback)
params->phy[phy_index].config_loopback(
¶ms->phy[phy_index],
params);
}
REG_WR(cb, NIG_REG_EGRESS_DRAIN0_MODE + params->port*4, 0);
elink_set_led(params, vars, ELINK_LED_MODE_OPER, vars->line_speed);
}
#endif
#ifdef ELINK_ENHANCEMENTS
void elink_set_rx_filter(struct elink_params *params, u8 en)
{
struct elink_dev *cb = params->cb;
u8 val = en * 0x1F;
if (!CHIP_IS_E1X(params->chip_id))
val |= en * 0x20;
REG_WR(cb, NIG_REG_LLH0_BRB1_DRV_MASK + params->port*4, val);
if (!CHIP_IS_E1(params->chip_id)) {
REG_WR(cb, NIG_REG_LLH0_BRB1_DRV_MASK_MF + params->port*4,
en*0x3);
}
REG_WR(cb, (params->port ? NIG_REG_LLH1_BRB1_NOT_MCP :
NIG_REG_LLH0_BRB1_NOT_MCP), en);
}
#endif
#ifndef EXCLUDE_NON_COMMON_INIT
static elink_status_t elink_avoid_link_flap(struct elink_params *params,
struct elink_vars *vars)
{
u32 phy_idx;
u32 dont_clear_stat, lfa_sts;
struct elink_dev *cb = params->cb;
elink_set_mdio_emac_per_phy(cb, params);
elink_link_status_update(params, vars);
for (phy_idx = ELINK_INT_PHY; phy_idx < params->num_phys; phy_idx++) {
struct elink_phy *phy = ¶ms->phy[phy_idx];
if (phy->phy_specific_func) {
ELINK_DEBUG_P0(cb, "Calling PHY specific func\n");
phy->phy_specific_func(phy, params, ELINK_PHY_INIT);
}
#ifdef ELINK_ENHANCEMENTS
if ((phy->media_type == ELINK_ETH_PHY_SFPP_10G_FIBER) ||
(phy->media_type == ELINK_ETH_PHY_SFP_1G_FIBER) ||
(phy->media_type == ELINK_ETH_PHY_DA_TWINAX)) {
elink_determine_sfp_media(phy, params);
elink_verify_sfp_module(phy, params);
}
#endif
}
lfa_sts = REG_RD(cb, params->lfa_base +
OFFSETOF(struct shmem_lfa,
lfa_sts));
dont_clear_stat = lfa_sts & SHMEM_LFA_DONT_CLEAR_STAT;
if (CHIP_IS_E3(params->chip_id)) {
#ifndef EXCLUDE_WARPCORE
if (!dont_clear_stat) {
REG_WR(cb, GRCBASE_MISC +
MISC_REGISTERS_RESET_REG_2_CLEAR,
(MISC_REGISTERS_RESET_REG_2_MSTAT0 <<
params->port));
REG_WR(cb, GRCBASE_MISC +
MISC_REGISTERS_RESET_REG_2_SET,
(MISC_REGISTERS_RESET_REG_2_MSTAT0 <<
params->port));
}
if (vars->line_speed < ELINK_SPEED_10000)
elink_umac_enable(params, vars, 0);
else
elink_xmac_enable(params, vars, 0);
#endif
} else {
#ifndef EXCLUDE_BMAC2
if (vars->line_speed < ELINK_SPEED_10000)
elink_emac_enable(params, vars, 0);
else
elink_bmac_enable(params, vars, 0, !dont_clear_stat);
#endif
}
lfa_sts = ((lfa_sts & ~LINK_FLAP_AVOIDANCE_COUNT_MASK) |
(((((lfa_sts & LINK_FLAP_AVOIDANCE_COUNT_MASK) >>
LINK_FLAP_AVOIDANCE_COUNT_OFFSET) + 1) & 0xff)
<< LINK_FLAP_AVOIDANCE_COUNT_OFFSET));
lfa_sts &= ~LFA_LINK_FLAP_REASON_MASK;
REG_WR(cb, params->lfa_base +
OFFSETOF(struct shmem_lfa, lfa_sts), lfa_sts);
REG_WR(cb, NIG_REG_EGRESS_DRAIN0_MODE + params->port*4, 0);
elink_link_int_enable(params);
return ELINK_STATUS_OK;
}
static void elink_cannot_avoid_link_flap(struct elink_params *params,
struct elink_vars *vars,
int lfa_status)
{
u32 lfa_sts, cfg_idx, tmp_val;
struct elink_dev *cb = params->cb;
elink_link_reset(params, vars, 1);
if (!params->lfa_base)
return;
REG_WR(cb, params->lfa_base +
OFFSETOF(struct shmem_lfa, req_duplex),
params->req_duplex[0] | (params->req_duplex[1] << 16));
REG_WR(cb, params->lfa_base +
OFFSETOF(struct shmem_lfa, req_flow_ctrl),
params->req_flow_ctrl[0] | (params->req_flow_ctrl[1] << 16));
REG_WR(cb, params->lfa_base +
OFFSETOF(struct shmem_lfa, req_line_speed),
params->req_line_speed[0] | (params->req_line_speed[1] << 16));
for (cfg_idx = 0; cfg_idx < SHMEM_LINK_CONFIG_SIZE; cfg_idx++) {
REG_WR(cb, params->lfa_base +
OFFSETOF(struct shmem_lfa,
speed_cap_mask[cfg_idx]),
params->speed_cap_mask[cfg_idx]);
}
tmp_val = REG_RD(cb, params->lfa_base +
OFFSETOF(struct shmem_lfa, additional_config));
tmp_val &= ~REQ_FC_AUTO_ADV_MASK;
tmp_val |= params->req_fc_auto_adv;
REG_WR(cb, params->lfa_base +
OFFSETOF(struct shmem_lfa, additional_config), tmp_val);
lfa_sts = REG_RD(cb, params->lfa_base +
OFFSETOF(struct shmem_lfa, lfa_sts));
lfa_sts &= ~SHMEM_LFA_DONT_CLEAR_STAT;
lfa_sts &= ~LFA_LINK_FLAP_REASON_MASK;
lfa_sts |= ((lfa_status & LFA_LINK_FLAP_REASON_MASK) <<
LFA_LINK_FLAP_REASON_OFFSET);
lfa_sts = ((lfa_sts & ~LINK_FLAP_COUNT_MASK) |
(((((lfa_sts & LINK_FLAP_COUNT_MASK) >>
LINK_FLAP_COUNT_OFFSET) + 1) & 0xff)
<< LINK_FLAP_COUNT_OFFSET));
REG_WR(cb, params->lfa_base +
OFFSETOF(struct shmem_lfa, lfa_sts), lfa_sts);
}
elink_status_t elink_phy_init(struct elink_params *params, struct elink_vars *vars)
{
int lfa_status;
struct elink_dev *cb = params->cb;
ELINK_DEBUG_P0(cb, "Phy Initialization started\n");
ELINK_DEBUG_P2(cb, "(1) req_speed %d, req_flowctrl %d\n",
params->req_line_speed[0], params->req_flow_ctrl[0]);
ELINK_DEBUG_P2(cb, "(2) req_speed %d, req_flowctrl %d\n",
params->req_line_speed[1], params->req_flow_ctrl[1]);
ELINK_DEBUG_P1(cb, "req_adv_flow_ctrl 0x%x\n", params->req_fc_auto_adv);
vars->link_status = 0;
vars->phy_link_up = 0;
vars->link_up = 0;
vars->line_speed = 0;
vars->duplex = DUPLEX_FULL;
vars->flow_ctrl = ELINK_FLOW_CTRL_NONE;
vars->mac_type = ELINK_MAC_TYPE_NONE;
vars->phy_flags = 0;
vars->check_kr2_recovery_cnt = 0;
params->link_flags = ELINK_PHY_INITIALIZED;
#ifdef ELINK_ENHANCEMENTS
elink_set_rx_filter(params, 1);
#endif
elink_chng_link_count(params, 1);
lfa_status = elink_check_lfa(params);
if (lfa_status == 0) {
ELINK_DEBUG_P0(cb, "Link Flap Avoidance in progress\n");
return elink_avoid_link_flap(params, vars);
}
ELINK_DEBUG_P1(cb, "Cannot avoid link flap lfa_sta=0x%x\n",
lfa_status);
elink_cannot_avoid_link_flap(params, vars, lfa_status);
elink_bits_dis(cb, NIG_REG_MASK_INTERRUPT_PORT0 + params->port*4,
(ELINK_NIG_MASK_XGXS0_LINK_STATUS |
ELINK_NIG_MASK_XGXS0_LINK10G |
ELINK_NIG_MASK_SERDES0_LINK_STATUS |
ELINK_NIG_MASK_MI_INT));
#ifdef ELINK_INCLUDE_EMUL
if (!(params->feature_config_flags &
ELINK_FEATURE_CONFIG_EMUL_DISABLE_EMAC))
#endif
elink_emac_init(params, vars);
if (params->feature_config_flags & ELINK_FEATURE_CONFIG_PFC_ENABLED)
vars->link_status |= LINK_STATUS_PFC_ENABLED;
if ((params->num_phys == 0) &&
!CHIP_REV_IS_SLOW(params->chip_id)) {
ELINK_DEBUG_P0(cb, "No phy found for initialization !!\n");
return ELINK_STATUS_ERROR;
}
set_phy_vars(params, vars);
ELINK_DEBUG_P1(cb, "Num of phys on board: %d\n", params->num_phys);
#ifdef ELINK_INCLUDE_FPGA
if (CHIP_REV_IS_FPGA(params->chip_id)) {
return elink_init_fpga(params, vars);
} else
#endif
#ifdef ELINK_INCLUDE_EMUL
if (CHIP_REV_IS_EMUL(params->chip_id)) {
return elink_init_emul(params, vars);
} else
#endif
#ifdef ELINK_INCLUDE_LOOPBACK
switch (params->loopback_mode) {
case ELINK_LOOPBACK_BMAC:
elink_init_bmac_loopback(params, vars);
break;
case ELINK_LOOPBACK_EMAC:
elink_init_emac_loopback(params, vars);
break;
case ELINK_LOOPBACK_XMAC:
elink_init_xmac_loopback(params, vars);
break;
case ELINK_LOOPBACK_UMAC:
elink_init_umac_loopback(params, vars);
break;
case ELINK_LOOPBACK_XGXS:
case ELINK_LOOPBACK_EXT_PHY:
elink_init_xgxs_loopback(params, vars);
break;
default:
#endif
#ifndef EXCLUDE_XGXS
if (!CHIP_IS_E3(params->chip_id)) {
if (params->switch_cfg == ELINK_SWITCH_CFG_10G)
elink_xgxs_deassert(params);
#ifndef EXCLUDE_SERDES
else
elink_serdes_deassert(cb, params->port);
#endif
}
#endif
elink_link_initialize(params, vars);
MSLEEP(cb, 30);
elink_link_int_enable(params);
#ifdef ELINK_INCLUDE_LOOPBACK
break;
}
#endif
elink_update_mng(params, vars->link_status);
#ifndef EXCLUDE_WARPCORE
elink_update_mng_eee(params, vars->eee_status);
#endif
return ELINK_STATUS_OK;
}
#ifndef EXCLUDE_LINK_RESET
elink_status_t elink_link_reset(struct elink_params *params, struct elink_vars *vars,
u8 reset_ext_phy)
{
struct elink_dev *cb = params->cb;
u8 phy_index, port = params->port, clear_latch_ind = 0;
ELINK_DEBUG_P1(cb, "Resetting the link of port %d\n", port);
vars->link_status = 0;
elink_chng_link_count(params, 1);
elink_update_mng(params, vars->link_status);
#ifndef EXCLUDE_WARPCORE
vars->eee_status &= ~(SHMEM_EEE_LP_ADV_STATUS_MASK |
SHMEM_EEE_ACTIVE_BIT);
elink_update_mng_eee(params, vars->eee_status);
#endif
elink_bits_dis(cb, NIG_REG_MASK_INTERRUPT_PORT0 + port*4,
(ELINK_NIG_MASK_XGXS0_LINK_STATUS |
ELINK_NIG_MASK_XGXS0_LINK10G |
ELINK_NIG_MASK_SERDES0_LINK_STATUS |
ELINK_NIG_MASK_MI_INT));
REG_WR(cb, NIG_REG_EGRESS_DRAIN0_MODE + port*4, 1);
if (!CHIP_IS_E3(params->chip_id)) {
REG_WR(cb, NIG_REG_BMAC0_OUT_EN + port*4, 0);
REG_WR(cb, NIG_REG_EGRESS_EMAC0_OUT_EN + port*4, 0);
}
#ifdef ELINK_INCLUDE_EMUL
if (!(params->feature_config_flags &
ELINK_FEATURE_CONFIG_EMUL_DISABLE_BMAC))
#endif
#if !defined(EXCLUDE_BMAC2) && !defined(EXCLUDE_BMAC1)
if (!CHIP_IS_E3(params->chip_id))
elink_set_bmac_rx(cb, params->chip_id, port, 0);
#endif
#ifndef EXCLUDE_WARPCORE
#ifdef ELINK_INCLUDE_EMUL
if (!(params->feature_config_flags &
ELINK_FEATURE_CONFIG_EMUL_DISABLE_XMAC))
#endif
if (CHIP_IS_E3(params->chip_id) &&
!CHIP_REV_IS_FPGA(params->chip_id)) {
elink_set_xmac_rxtx(params, 0);
elink_set_umac_rxtx(params, 0);
}
#endif
if (!CHIP_IS_E3(params->chip_id))
REG_WR(cb, NIG_REG_NIG_EMAC0_EN + port*4, 0);
MSLEEP(cb, 10);
elink_set_mdio_emac_per_phy(cb, params);
elink_set_led(params, vars, ELINK_LED_MODE_OFF, 0);
if (reset_ext_phy && (!CHIP_REV_IS_SLOW(params->chip_id))) {
for (phy_index = ELINK_EXT_PHY1; phy_index < params->num_phys;
phy_index++) {
if (params->phy[phy_index].link_reset) {
elink_set_aer_mmd(params,
¶ms->phy[phy_index]);
params->phy[phy_index].link_reset(
¶ms->phy[phy_index],
params);
}
if (params->phy[phy_index].flags &
ELINK_FLAGS_REARM_LATCH_SIGNAL)
clear_latch_ind = 1;
}
}
if (clear_latch_ind) {
elink_rearm_latch_signal(cb, port, 0);
elink_bits_dis(cb, NIG_REG_LATCH_BC_0 + port*4,
1 << ELINK_NIG_LATCH_BC_ENABLE_MI_INT);
}
#if defined(ELINK_INCLUDE_EMUL) || defined(ELINK_INCLUDE_FPGA)
if (!CHIP_REV_IS_SLOW(params->chip_id))
#endif
if (params->phy[ELINK_INT_PHY].link_reset)
params->phy[ELINK_INT_PHY].link_reset(
¶ms->phy[ELINK_INT_PHY], params);
if (!CHIP_IS_E3(params->chip_id)) {
REG_WR(cb, GRCBASE_MISC + MISC_REGISTERS_RESET_REG_2_CLEAR,
(MISC_REGISTERS_RESET_REG_2_RST_BMAC0 << port));
REG_WR(cb, NIG_REG_BMAC0_IN_EN + port*4, 0);
REG_WR(cb, NIG_REG_EMAC0_IN_EN + port*4, 0);
} else {
#ifndef EXCLUDE_WARPCORE
u32 xmac_base = (params->port) ? GRCBASE_XMAC1 : GRCBASE_XMAC0;
elink_set_xumac_nig(params, 0, 0);
if (REG_RD(cb, MISC_REG_RESET_REG_2) &
MISC_REGISTERS_RESET_REG_2_XMAC)
REG_WR(cb, xmac_base + XMAC_REG_CTRL,
XMAC_CTRL_REG_SOFT_RESET);
#endif
}
vars->link_up = 0;
vars->phy_flags = 0;
return ELINK_STATUS_OK;
}
#endif
#ifndef ELINK_AUX_POWER
elink_status_t elink_lfa_reset(struct elink_params *params,
struct elink_vars *vars)
{
struct elink_dev *cb = params->cb;
vars->link_up = 0;
vars->phy_flags = 0;
params->link_flags &= ~ELINK_PHY_INITIALIZED;
if (!params->lfa_base)
return elink_link_reset(params, vars, 1);
REG_WR(cb, NIG_REG_EGRESS_DRAIN0_MODE + params->port*4, 1);
if (!CHIP_IS_E3(params->chip_id))
elink_set_bmac_rx(cb, params->chip_id, params->port, 0);
if (CHIP_IS_E3(params->chip_id)) {
elink_set_xmac_rxtx(params, 0);
elink_set_umac_rxtx(params, 0);
}
MSLEEP(cb, 10);
#ifdef ELINK_ENHANCEMENTS
elink_set_rx_filter(params, 0);
#endif
if (!CHIP_IS_E3(params->chip_id))
elink_set_bmac_rx(cb, params->chip_id, params->port, 1);
if (CHIP_IS_E3(params->chip_id)) {
elink_set_xmac_rxtx(params, 1);
elink_set_umac_rxtx(params, 1);
}
REG_WR(cb, NIG_REG_EGRESS_DRAIN0_MODE + params->port*4, 0);
return ELINK_STATUS_OK;
}
#endif
#endif
#ifndef EXCLUDE_COMMON_INIT
#ifndef ELINK_EMUL_ONLY
#ifndef EXCLUDE_BCM8727_BCM8073
static elink_status_t elink_8073_common_init_phy(struct elink_dev *cb,
u32 shmem_base_path[],
u32 shmem2_base_path[], u8 phy_index,
u32 chip_id)
{
struct elink_phy phy[PORT_MAX];
struct elink_phy *phy_blk[PORT_MAX];
u16 val;
s8 port = 0;
s8 port_of_path = 0;
u32 swap_val, swap_override;
swap_val = REG_RD(cb, NIG_REG_PORT_SWAP);
swap_override = REG_RD(cb, NIG_REG_STRAP_OVERRIDE);
port ^= (swap_val && swap_override);
elink_ext_phy_hw_reset(cb, port);
for (port = PORT_MAX - 1; port >= PORT_0; port--) {
u32 shmem_base, shmem2_base;
if (CHIP_IS_E1X(chip_id)) {
shmem_base = shmem_base_path[0];
shmem2_base = shmem2_base_path[0];
port_of_path = port;
} else {
shmem_base = shmem_base_path[port];
shmem2_base = shmem2_base_path[port];
port_of_path = 0;
}
if (elink_populate_phy(cb, phy_index, shmem_base, shmem2_base,
port_of_path, &phy[port]) !=
ELINK_STATUS_OK) {
ELINK_DEBUG_P0(cb, "populate_phy failed\n");
return ELINK_STATUS_ERROR;
}
elink_bits_dis(cb, NIG_REG_MASK_INTERRUPT_PORT0 +
port_of_path*4,
(ELINK_NIG_MASK_XGXS0_LINK_STATUS |
ELINK_NIG_MASK_XGXS0_LINK10G |
ELINK_NIG_MASK_SERDES0_LINK_STATUS |
ELINK_NIG_MASK_MI_INT));
ELINK_SET_GPIO(cb, MISC_REGISTERS_GPIO_2,
MISC_REGISTERS_GPIO_OUTPUT_HIGH,
port);
elink_cl45_write(cb, &phy[port],
MDIO_PMA_DEVAD,
MDIO_PMA_REG_CTRL,
1<<15);
}
MSLEEP(cb, 150);
if (phy[PORT_0].addr & 0x1) {
phy_blk[PORT_0] = &(phy[PORT_1]);
phy_blk[PORT_1] = &(phy[PORT_0]);
} else {
phy_blk[PORT_0] = &(phy[PORT_0]);
phy_blk[PORT_1] = &(phy[PORT_1]);
}
for (port = PORT_MAX - 1; port >= PORT_0; port--) {
if (CHIP_IS_E1X(chip_id))
port_of_path = port;
else
port_of_path = 0;
ELINK_DEBUG_P1(cb, "Loading spirom for phy address 0x%x\n",
phy_blk[port]->addr);
if (elink_8073_8727_external_rom_boot(cb, phy_blk[port],
port_of_path))
return ELINK_STATUS_ERROR;
elink_cl45_read(cb, phy_blk[port],
MDIO_PMA_DEVAD,
MDIO_PMA_REG_TX_POWER_DOWN, &val);
elink_cl45_write(cb, phy_blk[port],
MDIO_PMA_DEVAD,
MDIO_PMA_REG_TX_POWER_DOWN,
(val | 1<<10));
}
MSLEEP(cb, 600);
for (port = PORT_MAX - 1; port >= PORT_0; port--) {
elink_cl45_read(cb, phy_blk[port],
MDIO_PMA_DEVAD,
MDIO_PMA_REG_TX_POWER_DOWN, &val);
elink_cl45_write(cb, phy_blk[port],
MDIO_PMA_DEVAD,
MDIO_PMA_REG_TX_POWER_DOWN, (val & (~(1<<10))));
MSLEEP(cb, 15);
elink_cl45_read(cb, phy_blk[port],
MDIO_PMA_DEVAD,
MDIO_PMA_REG_EDC_FFE_MAIN, &val);
elink_cl45_write(cb, phy_blk[port],
MDIO_PMA_DEVAD,
MDIO_PMA_REG_EDC_FFE_MAIN, (val | (1<<12)));
ELINK_SET_GPIO(cb, MISC_REGISTERS_GPIO_2,
MISC_REGISTERS_GPIO_OUTPUT_LOW, port);
}
return ELINK_STATUS_OK;
}
#endif
#ifndef EXCLUDE_BCM87x6
static elink_status_t elink_8726_common_init_phy(struct elink_dev *cb,
u32 shmem_base_path[],
u32 shmem2_base_path[], u8 phy_index,
u32 chip_id)
{
u32 val;
s8 port;
struct elink_phy phy;
val = REG_RD(cb, MISC_REG_GPIO_EVENT_EN);
val |= ((1<<MISC_REGISTERS_GPIO_3)|
(1<<(MISC_REGISTERS_GPIO_3 + MISC_REGISTERS_GPIO_PORT_SHIFT)));
REG_WR(cb, MISC_REG_GPIO_EVENT_EN, val);
elink_ext_phy_hw_reset(cb, 0);
MSLEEP(cb, 5);
for (port = 0; port < PORT_MAX; port++) {
u32 shmem_base, shmem2_base;
if (CHIP_IS_E1X(chip_id)) {
shmem_base = shmem_base_path[0];
shmem2_base = shmem2_base_path[0];
} else {
shmem_base = shmem_base_path[port];
shmem2_base = shmem2_base_path[port];
}
if (elink_populate_phy(cb, phy_index, shmem_base, shmem2_base,
port, &phy) !=
ELINK_STATUS_OK) {
ELINK_DEBUG_P0(cb, "populate phy failed\n");
return ELINK_STATUS_ERROR;
}
elink_cl45_write(cb, &phy,
MDIO_PMA_DEVAD, MDIO_PMA_REG_GEN_CTRL, 0x0001);
ELINK_SET_GPIO(cb, MISC_REGISTERS_GPIO_0,
MISC_REGISTERS_GPIO_HIGH,
port);
}
return ELINK_STATUS_OK;
}
#endif
#ifndef EXCLUDE_BCM8727_BCM8073
static void elink_get_ext_phy_reset_gpio(struct elink_dev *cb, u32 shmem_base,
u8 *io_gpio, u8 *io_port)
{
u32 phy_gpio_reset = REG_RD(cb, shmem_base +
OFFSETOF(struct shmem_region,
dev_info.port_hw_config[PORT_0].default_cfg));
switch (phy_gpio_reset) {
case PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO0_P0:
*io_gpio = 0;
*io_port = 0;
break;
case PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO1_P0:
*io_gpio = 1;
*io_port = 0;
break;
case PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO2_P0:
*io_gpio = 2;
*io_port = 0;
break;
case PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO3_P0:
*io_gpio = 3;
*io_port = 0;
break;
case PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO0_P1:
*io_gpio = 0;
*io_port = 1;
break;
case PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO1_P1:
*io_gpio = 1;
*io_port = 1;
break;
case PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO2_P1:
*io_gpio = 2;
*io_port = 1;
break;
case PORT_HW_CFG_EXT_PHY_GPIO_RST_GPIO3_P1:
*io_gpio = 3;
*io_port = 1;
break;
default:
break;
}
}
static elink_status_t elink_8727_common_init_phy(struct elink_dev *cb,
u32 shmem_base_path[],
u32 shmem2_base_path[], u8 phy_index,
u32 chip_id)
{
s8 port, reset_gpio;
u32 swap_val, swap_override;
struct elink_phy phy[PORT_MAX];
struct elink_phy *phy_blk[PORT_MAX];
s8 port_of_path;
swap_val = REG_RD(cb, NIG_REG_PORT_SWAP);
swap_override = REG_RD(cb, NIG_REG_STRAP_OVERRIDE);
reset_gpio = MISC_REGISTERS_GPIO_1;
port = 1;
elink_get_ext_phy_reset_gpio(cb, shmem_base_path[0],
(u8 *)&reset_gpio, (u8 *)&port);
port ^= (swap_val && swap_override);
ELINK_SET_GPIO(cb, reset_gpio, MISC_REGISTERS_GPIO_OUTPUT_LOW,
port);
MSLEEP(cb, 1);
ELINK_SET_GPIO(cb, reset_gpio, MISC_REGISTERS_GPIO_OUTPUT_HIGH,
port);
MSLEEP(cb, 5);
for (port = PORT_MAX - 1; port >= PORT_0; port--) {
u32 shmem_base, shmem2_base;
if (CHIP_IS_E1X(chip_id)) {
shmem_base = shmem_base_path[0];
shmem2_base = shmem2_base_path[0];
port_of_path = port;
} else {
shmem_base = shmem_base_path[port];
shmem2_base = shmem2_base_path[port];
port_of_path = 0;
}
if (elink_populate_phy(cb, phy_index, shmem_base, shmem2_base,
port_of_path, &phy[port]) !=
ELINK_STATUS_OK) {
ELINK_DEBUG_P0(cb, "populate phy failed\n");
return ELINK_STATUS_ERROR;
}
elink_bits_dis(cb, NIG_REG_MASK_INTERRUPT_PORT0 +
port_of_path*4,
(ELINK_NIG_MASK_XGXS0_LINK_STATUS |
ELINK_NIG_MASK_XGXS0_LINK10G |
ELINK_NIG_MASK_SERDES0_LINK_STATUS |
ELINK_NIG_MASK_MI_INT));
elink_cl45_write(cb, &phy[port],
MDIO_PMA_DEVAD, MDIO_PMA_REG_CTRL, 1<<15);
}
MSLEEP(cb, 150);
if (phy[PORT_0].addr & 0x1) {
phy_blk[PORT_0] = &(phy[PORT_1]);
phy_blk[PORT_1] = &(phy[PORT_0]);
} else {
phy_blk[PORT_0] = &(phy[PORT_0]);
phy_blk[PORT_1] = &(phy[PORT_1]);
}
for (port = PORT_MAX - 1; port >= PORT_0; port--) {
if (CHIP_IS_E1X(chip_id))
port_of_path = port;
else
port_of_path = 0;
ELINK_DEBUG_P1(cb, "Loading spirom for phy address 0x%x\n",
phy_blk[port]->addr);
if (elink_8073_8727_external_rom_boot(cb, phy_blk[port],
port_of_path))
return ELINK_STATUS_ERROR;
elink_cl45_write(cb, phy_blk[port],
MDIO_PMA_DEVAD,
MDIO_PMA_REG_TX_DISABLE, 1);
}
return ELINK_STATUS_OK;
}
#endif
#ifndef EXCLUDE_BCM84833
static elink_status_t elink_84833_common_init_phy(struct elink_dev *cb,
u32 shmem_base_path[],
u32 shmem2_base_path[],
u8 phy_index,
u32 chip_id)
{
u8 reset_gpios;
reset_gpios = elink_84833_get_reset_gpios(cb, shmem_base_path, chip_id);
#ifndef EDEBUG
ELINK_SET_MULT_GPIO(cb, reset_gpios, MISC_REGISTERS_GPIO_OUTPUT_LOW);
USLEEP(cb, 10);
ELINK_SET_MULT_GPIO(cb, reset_gpios, MISC_REGISTERS_GPIO_OUTPUT_HIGH);
ELINK_DEBUG_P1(cb, "84833 reset pulse on pin values 0x%x\n",
reset_gpios);
#endif
return ELINK_STATUS_OK;
}
#ifndef EXCLUDE_FROM_BNX2X
static elink_status_t elink_84833_pre_init_phy(struct elink_dev *cb,
struct elink_phy *phy,
u8 port)
{
u16 val, cnt;
for (cnt = 0; cnt < 1500; cnt++) {
elink_cl45_read(cb, phy,
MDIO_PMA_DEVAD,
MDIO_PMA_REG_CTRL, &val);
if (!(val & (1<<15)))
break;
MSLEEP(cb, 1);
}
if (cnt >= 1500) {
ELINK_DEBUG_P0(cb, "84833 reset timeout\n");
return ELINK_STATUS_ERROR;
}
elink_cl45_read(cb, phy,
MDIO_CTL_DEVAD,
MDIO_84833_TOP_CFG_XGPHY_STRAP1, &val);
val |= MDIO_84833_SUPER_ISOLATE;
elink_cl45_write(cb, phy,
MDIO_CTL_DEVAD,
MDIO_84833_TOP_CFG_XGPHY_STRAP1, val);
elink_save_848xx_spirom_version(phy, cb, port);
return ELINK_STATUS_OK;
}
elink_status_t elink_pre_init_phy(struct elink_dev *cb,
u32 shmem_base,
u32 shmem2_base,
u32 chip_id,
u8 port)
{
elink_status_t rc = ELINK_STATUS_OK;
struct elink_phy phy;
if (elink_populate_phy(cb, ELINK_EXT_PHY1, shmem_base, shmem2_base,
port, &phy) != ELINK_STATUS_OK) {
ELINK_DEBUG_P0(cb, "populate_phy failed\n");
return ELINK_STATUS_ERROR;
}
elink_set_mdio_clk(cb, chip_id, phy.mdio_ctrl);
switch (phy.type) {
case PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84833:
case PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84834:
rc = elink_84833_pre_init_phy(cb, &phy, port);
break;
default:
break;
}
return rc;
}
#endif
#endif
static elink_status_t elink_ext_phy_common_init(struct elink_dev *cb, u32 shmem_base_path[],
u32 shmem2_base_path[], u8 phy_index,
u32 ext_phy_type, u32 chip_id)
{
elink_status_t rc = ELINK_STATUS_OK;
switch (ext_phy_type) {
#ifndef EXCLUDE_BCM8727_BCM8073
case PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8073:
rc = elink_8073_common_init_phy(cb, shmem_base_path,
shmem2_base_path,
phy_index, chip_id);
break;
case PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8722:
case PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727:
case PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727_NOC:
rc = elink_8727_common_init_phy(cb, shmem_base_path,
shmem2_base_path,
phy_index, chip_id);
break;
#endif
#ifndef EXCLUDE_BCM87x6
case PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8726:
rc = elink_8726_common_init_phy(cb, shmem_base_path,
shmem2_base_path,
phy_index, chip_id);
break;
#endif
#ifndef EXCLUDE_BCM84833
case PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84833:
case PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84834:
rc = elink_84833_common_init_phy(cb, shmem_base_path,
shmem2_base_path,
phy_index, chip_id);
break;
#endif
case PORT_HW_CFG_XGXS_EXT_PHY_TYPE_FAILURE:
rc = ELINK_STATUS_ERROR;
break;
default:
ELINK_DEBUG_P1(cb,
"ext_phy 0x%x common init not required\n",
ext_phy_type);
break;
}
if (rc != ELINK_STATUS_OK)
elink_cb_event_log(cb, ELINK_LOG_ID_PHY_UNINITIALIZED, 0);
return rc;
}
#ifdef INCLUDE_WARPCORE_UC_LOAD
static elink_status_t elink_warpcore_common_init(struct elink_dev *cb,
u32 shmem_base_path[],
u32 shmem2_base_path[],
u8 phy_index,
u32 chip_id,
u8 one_port_enabled)
{
struct elink_phy phy;
u32 wc_lane_config;
u16 val;
elink_status_t rc;
REG_WR(cb, MISC_REG_LCPLL_E40_PWRDWN, 0);
MSLEEP(cb, 1);
REG_WR(cb, MISC_REG_LCPLL_E40_RESETB_ANA, 1);
MSLEEP(cb, 1);
REG_WR(cb, MISC_REG_LCPLL_E40_RESETB_DIG, 1);
ELINK_DEBUG_P0(cb, "Resetting Warpcore\n");
if (elink_reset_warpcore(cb) != ELINK_STATUS_OK)
return ELINK_STATUS_ERROR;
if (elink_populate_phy(cb, phy_index, shmem_base_path[0],
shmem2_base_path[0],
0, &phy) != ELINK_STATUS_OK) {
ELINK_DEBUG_P0(cb, "populate phy failed\n");
return ELINK_STATUS_ERROR;
}
REG_WR(cb, MISC_REG_WC0_CTRL_MD_ST, 0);
wc_lane_config = REG_RD(cb, shmem_base_path[0] +
OFFSETOF(struct shmem_region, dev_info.
shared_hw_config.wc_lane_config));
if (one_port_enabled)
elink_warpcore_powerdown_secondport_lanes(cb, &phy);
elink_warpcore_sequencer(cb, &phy, 0);
elink_warpcore_set_lane_swap(cb, &phy, wc_lane_config);
elink_warpcore_set_lane_polarity(cb, &phy, wc_lane_config);
if (phy.flags & ELINK_FLAGS_WC_DUAL_MODE)
elink_warpcore_set_dual_mode(cb, &phy, shmem_base_path[0]);
else
elink_warpcore_set_quad_mode(cb, &phy);
rc = elink_warpcore_load_uc(cb, &phy);
if (rc != ELINK_STATUS_OK)
return rc;
CL22_WR_OVER_CL45(cb, &phy, MDIO_REG_BANK_AER_BLOCK,
MDIO_AER_BLOCK_AER_REG, 0);
elink_cl45_read(cb, &phy, MDIO_WC_DEVAD,
MDIO_WC_REG_XGXS_X2_CONTROL2, &val);
val &= 0xDE1F;
if (phy.flags & ELINK_FLAGS_WC_DUAL_MODE) {
val |= (1<<11);
val |= (9<<5);
if (phy.supported & ELINK_SUPPORTED_20000baseKR2_Full)
val |= (1<<13);
elink_cl45_write(cb, &phy, MDIO_WC_DEVAD,
MDIO_WC_REG_XGXS_X2_CONTROL3, 0x7);
} else
val |= 0x2800;
elink_cl45_write(cb, &phy, MDIO_WC_DEVAD,
MDIO_WC_REG_XGXS_X2_CONTROL2, val);
elink_warpcore_sequencer(cb, &phy, 1);
return ELINK_STATUS_OK;
}
#endif
#endif
elink_status_t elink_common_init_phy(struct elink_dev *cb, u32 shmem_base_path[],
u32 shmem2_base_path[], u32 chip_id,
u8 one_port_enabled)
{
elink_status_t rc = ELINK_STATUS_OK;
u32 phy_ver, val;
#ifndef ELINK_EMUL_ONLY
u8 phy_index = 0;
u32 ext_phy_type, ext_phy_config;
#endif
#if defined(ELINK_INCLUDE_EMUL) || defined(ELINK_INCLUDE_FPGA)
if (CHIP_REV_IS_EMUL(chip_id) || CHIP_REV_IS_FPGA(chip_id))
return ELINK_STATUS_OK;
#endif
elink_set_mdio_clk(cb, chip_id, GRCBASE_EMAC0);
elink_set_mdio_clk(cb, chip_id, GRCBASE_EMAC1);
ELINK_DEBUG_P0(cb, "Begin common phy init\n");
if (CHIP_IS_E3(chip_id)) {
val = REG_RD(cb, MISC_REG_GEN_PURP_HWG);
REG_WR(cb, MISC_REG_GEN_PURP_HWG, val | 1);
}
#ifndef ELINK_EMUL_ONLY
phy_ver = REG_RD(cb, shmem_base_path[0] +
OFFSETOF(struct shmem_region,
port_mb[PORT_0].ext_phy_fw_version));
if (phy_ver) {
ELINK_DEBUG_P1(cb, "Not doing common init; phy ver is 0x%x\n",
phy_ver);
return ELINK_STATUS_OK;
}
#ifdef INCLUDE_WARPCORE_UC_LOAD
if (ELINK_USES_WARPCORE(chip_id)) {
rc |= elink_warpcore_common_init(cb, shmem_base_path,
shmem2_base_path, phy_index,
chip_id, one_port_enabled);
}
#endif
for (phy_index = ELINK_EXT_PHY1; phy_index < ELINK_MAX_PHYS;
phy_index++) {
ext_phy_config = elink_get_ext_phy_config(cb,
shmem_base_path[0],
phy_index, 0);
ext_phy_type = ELINK_XGXS_EXT_PHY_TYPE(ext_phy_config);
rc |= elink_ext_phy_common_init(cb, shmem_base_path,
shmem2_base_path,
phy_index, ext_phy_type,
chip_id);
}
#endif
return rc;
}
#endif
#ifndef EXCLUDE_NON_COMMON_INIT
#ifndef EXCLUDE_WARPCORE
static void elink_check_over_curr(struct elink_params *params,
struct elink_vars *vars)
{
struct elink_dev *cb = params->cb;
u32 cfg_pin;
u8 port = params->port;
u32 pin_val;
cfg_pin = (REG_RD(cb, params->shmem_base +
OFFSETOF(struct shmem_region,
dev_info.port_hw_config[port].e3_cmn_pin_cfg1)) &
PORT_HW_CFG_E3_OVER_CURRENT_MASK) >>
PORT_HW_CFG_E3_OVER_CURRENT_SHIFT;
if (elink_get_cfg_pin(cb, cfg_pin, &pin_val) != ELINK_STATUS_OK)
return;
if (!pin_val) {
if ((vars->phy_flags & PHY_OVER_CURRENT_FLAG) == 0) {
#ifndef ELINK_AUX_POWER
elink_cb_event_log(cb, ELINK_LOG_ID_OVER_CURRENT, params->port);
#endif
vars->phy_flags |= PHY_OVER_CURRENT_FLAG;
elink_warpcore_power_module(params, 0);
}
} else
vars->phy_flags &= ~PHY_OVER_CURRENT_FLAG;
}
#endif
static u8 elink_analyze_link_error(struct elink_params *params,
struct elink_vars *vars, u32 status,
u32 phy_flag, u32 link_flag, u8 notify)
{
struct elink_dev *cb = params->cb;
u8 led_mode;
u32 old_status = (vars->phy_flags & phy_flag) ? 1 : 0;
if ((status ^ old_status) == 0)
return 0;
switch (phy_flag) {
case PHY_HALF_OPEN_CONN_FLAG:
ELINK_DEBUG_P0(cb, "Analyze Remote Fault\n");
break;
case PHY_SFP_TX_FAULT_FLAG:
ELINK_DEBUG_P0(cb, "Analyze TX Fault\n");
break;
default:
ELINK_DEBUG_P0(cb, "Analyze UNKNOWN\n");
}
ELINK_DEBUG_P3(cb, "Link changed:[%x %x]->%x\n", vars->link_up,
old_status, status);
if ((vars->phy_flags & PHY_PHYSICAL_LINK_FLAG) == 0)
return 1;
if (status) {
vars->link_status &= ~LINK_STATUS_LINK_UP;
vars->link_status |= link_flag;
vars->link_up = 0;
vars->phy_flags |= phy_flag;
REG_WR(cb, NIG_REG_EGRESS_DRAIN0_MODE + params->port*4, 1);
led_mode = ELINK_LED_MODE_OFF;
} else {
vars->link_status |= LINK_STATUS_LINK_UP;
vars->link_status &= ~link_flag;
vars->link_up = 1;
vars->phy_flags &= ~phy_flag;
led_mode = ELINK_LED_MODE_OPER;
REG_WR(cb, NIG_REG_EGRESS_DRAIN0_MODE + params->port*4, 0);
}
#ifndef ELINK_AUX_POWER
#ifdef ELINK_57711E_SUPPORT
elink_sync_link(params, vars);
#endif
#endif
elink_set_led(params, vars, led_mode, ELINK_SPEED_10000);
elink_update_mng(params, vars->link_status);
vars->periodic_flags |= ELINK_PERIODIC_FLAGS_LINK_EVENT;
#ifndef EDEBUG
if (notify)
elink_cb_notify_link_changed(cb);
#endif
return 1;
}
#ifdef BNX2X_ADD
static
#endif
elink_status_t elink_check_half_open_conn(struct elink_params *params,
struct elink_vars *vars,
u8 notify)
{
struct elink_dev *cb = params->cb;
u32 lss_status = 0;
u32 mac_base;
if (((vars->phy_flags & PHY_PHYSICAL_LINK_FLAG) == 0) ||
(REG_RD(cb, NIG_REG_EGRESS_EMAC0_PORT + params->port*4)))
return ELINK_STATUS_OK;
if (CHIP_IS_E3(params->chip_id) &&
(REG_RD(cb, MISC_REG_RESET_REG_2) &
(MISC_REGISTERS_RESET_REG_2_XMAC))) {
mac_base = (params->port) ? GRCBASE_XMAC1 : GRCBASE_XMAC0;
REG_WR(cb, mac_base + XMAC_REG_CLEAR_RX_LSS_STATUS, 0);
REG_WR(cb, mac_base + XMAC_REG_CLEAR_RX_LSS_STATUS,
XMAC_CLEAR_RX_LSS_STATUS_REG_CLEAR_LOCAL_FAULT_STATUS |
XMAC_CLEAR_RX_LSS_STATUS_REG_CLEAR_REMOTE_FAULT_STATUS);
if (REG_RD(cb, mac_base + XMAC_REG_RX_LSS_STATUS))
lss_status = 1;
elink_analyze_link_error(params, vars, lss_status,
PHY_HALF_OPEN_CONN_FLAG,
LINK_STATUS_NONE, notify);
} else if (REG_RD(cb, MISC_REG_RESET_REG_2) &
(MISC_REGISTERS_RESET_REG_2_RST_BMAC0 << params->port)) {
u32 lss_status_reg;
u32 wb_data[2];
mac_base = params->port ? NIG_REG_INGRESS_BMAC1_MEM :
NIG_REG_INGRESS_BMAC0_MEM;
if (CHIP_IS_E2(params->chip_id))
lss_status_reg = BIGMAC2_REGISTER_RX_LSS_STAT;
else
lss_status_reg = BIGMAC_REGISTER_RX_LSS_STATUS;
REG_RD_DMAE(cb, mac_base + lss_status_reg, wb_data, 2);
lss_status = (wb_data[0] > 0);
elink_analyze_link_error(params, vars, lss_status,
PHY_HALF_OPEN_CONN_FLAG,
LINK_STATUS_NONE, notify);
}
return ELINK_STATUS_OK;
}
#ifdef ELINK_ENHANCEMENTS
static void elink_sfp_tx_fault_detection(struct elink_phy *phy,
struct elink_params *params,
struct elink_vars *vars)
{
struct elink_dev *cb = params->cb;
u32 cfg_pin, value = 0;
u8 led_change, port = params->port;
cfg_pin = (REG_RD(cb, params->shmem_base + OFFSETOF(struct shmem_region,
dev_info.port_hw_config[port].e3_cmn_pin_cfg)) &
PORT_HW_CFG_E3_TX_FAULT_MASK) >>
PORT_HW_CFG_E3_TX_FAULT_SHIFT;
if (elink_get_cfg_pin(cb, cfg_pin, &value)) {
ELINK_DEBUG_P1(cb, "Failed to read pin 0x%02x\n", cfg_pin);
return;
}
led_change = elink_analyze_link_error(params, vars, value,
PHY_SFP_TX_FAULT_FLAG,
LINK_STATUS_SFP_TX_FAULT, 1);
if (led_change) {
u8 led_mode;
if (vars->phy_flags & PHY_SFP_TX_FAULT_FLAG) {
led_mode = MISC_REGISTERS_GPIO_HIGH;
vars->link_status |= LINK_STATUS_SFP_TX_FAULT;
} else {
led_mode = MISC_REGISTERS_GPIO_LOW;
vars->link_status &= ~LINK_STATUS_SFP_TX_FAULT;
}
if (!(phy->flags & ELINK_FLAGS_SFP_NOT_APPROVED)) {
ELINK_DEBUG_P1(cb, "Change TX_Fault LED: ->%x\n",
led_mode);
elink_set_e3_module_fault_led(params, led_mode);
}
}
}
#endif
#ifndef EXCLUDE_WARPCORE
static void elink_kr2_recovery(struct elink_params *params,
struct elink_vars *vars,
struct elink_phy *phy)
{
#ifdef ELINK_DEBUG
struct elink_dev *cb = params->cb;
ELINK_DEBUG_P0(cb, "KR2 recovery\n");
#endif
elink_warpcore_enable_AN_KR2(phy, params, vars);
elink_warpcore_restart_AN_KR(phy, params);
}
static void elink_check_kr2_wa(struct elink_params *params,
struct elink_vars *vars,
struct elink_phy *phy)
{
struct elink_dev *cb = params->cb;
u16 base_page, next_page, not_kr2_device, lane;
int sigdet;
if (vars->check_kr2_recovery_cnt > 0) {
vars->check_kr2_recovery_cnt--;
return;
}
sigdet = elink_warpcore_get_sigdet(phy, params);
if (!sigdet) {
if (!(params->link_attr_sync & LINK_ATTR_SYNC_KR2_ENABLE)) {
elink_kr2_recovery(params, vars, phy);
ELINK_DEBUG_P0(cb, "No sigdet\n");
}
return;
}
lane = elink_get_warpcore_lane(phy, params);
CL22_WR_OVER_CL45(cb, phy, MDIO_REG_BANK_AER_BLOCK,
MDIO_AER_BLOCK_AER_REG, lane);
elink_cl45_read(cb, phy, MDIO_AN_DEVAD,
MDIO_AN_REG_LP_AUTO_NEG, &base_page);
elink_cl45_read(cb, phy, MDIO_AN_DEVAD,
MDIO_AN_REG_LP_AUTO_NEG2, &next_page);
elink_set_aer_mmd(params, phy);
if (base_page == 0) {
if (!(params->link_attr_sync & LINK_ATTR_SYNC_KR2_ENABLE)) {
elink_kr2_recovery(params, vars, phy);
ELINK_DEBUG_P0(cb, "No BP\n");
}
return;
}
not_kr2_device = (((base_page & 0x8000) == 0) ||
(((base_page & 0x8000) &&
((next_page & 0xe0) == 0x20))));
if (!(params->link_attr_sync & LINK_ATTR_SYNC_KR2_ENABLE)) {
if (!not_kr2_device) {
ELINK_DEBUG_P2(cb, "BP=0x%x, NP=0x%x\n", base_page,
next_page);
elink_kr2_recovery(params, vars, phy);
}
return;
}
if (not_kr2_device) {
ELINK_DEBUG_P2(cb, "BP=0x%x, NP=0x%x\n", base_page, next_page);
elink_disable_kr2(params, vars, phy);
elink_warpcore_restart_AN_KR(phy, params);
return;
}
}
#endif
void elink_period_func(struct elink_params *params, struct elink_vars *vars)
{
u16 phy_idx;
#if defined(ELINK_DEBUG) || defined(ELINK_ENHANCEMENTS)
struct elink_dev *cb = params->cb;
#endif
for (phy_idx = ELINK_INT_PHY; phy_idx < ELINK_MAX_PHYS; phy_idx++) {
if (params->phy[phy_idx].flags & ELINK_FLAGS_TX_ERROR_CHECK) {
elink_set_aer_mmd(params, ¶ms->phy[phy_idx]);
if (elink_check_half_open_conn(params, vars, 1) !=
ELINK_STATUS_OK)
ELINK_DEBUG_P0(cb, "Fault detection failed\n");
break;
}
}
#ifndef EXCLUDE_WARPCORE
if (CHIP_IS_E3(params->chip_id)) {
struct elink_phy *phy = ¶ms->phy[ELINK_INT_PHY];
elink_set_aer_mmd(params, phy);
if ((phy->supported & ELINK_SUPPORTED_20000baseKR2_Full) &&
(phy->speed_cap_mask & PORT_HW_CFG_SPEED_CAPABILITY_D0_20G))
elink_check_kr2_wa(params, vars, phy);
#ifdef ELINK_AUX_POWER
if ((phy->flags & ELINK_FLAGS_SFP_MODULE_PLUGGED_IN_WC) == 0) {
if (elink_is_sfp_module_plugged(phy, params)) {
phy->flags |=
ELINK_FLAGS_SFP_MODULE_PLUGGED_IN_WC;
elink_sfp_module_detection(phy, params);
}
} else {
if (!elink_is_sfp_module_plugged(phy, params)) {
elink_sfp_set_transmitter(params, phy, 1);
phy->flags &=
~ELINK_FLAGS_SFP_MODULE_PLUGGED_IN_WC;
}
}
#endif
elink_check_over_curr(params, vars);
#ifdef ELINK_ENHANCEMENTS
if (vars->rx_tx_asic_rst)
elink_warpcore_config_runtime(phy, params, vars);
if ((REG_RD(cb, params->shmem_base +
OFFSETOF(struct shmem_region, dev_info.
port_hw_config[params->port].default_cfg))
& PORT_HW_CFG_NET_SERDES_IF_MASK) ==
PORT_HW_CFG_NET_SERDES_IF_SFI) {
if (elink_is_sfp_module_plugged(phy, params)) {
elink_sfp_tx_fault_detection(phy, params, vars);
} else if (vars->link_status &
LINK_STATUS_SFP_TX_FAULT) {
vars->link_status &= ~LINK_STATUS_SFP_TX_FAULT;
vars->phy_flags &= ~PHY_SFP_TX_FAULT_FLAG;
elink_update_mng(params, vars->link_status);
}
}
#endif
}
#endif
}
#ifdef ELINK_ENHANCEMENTS
u8 elink_fan_failure_det_req(struct elink_dev *cb,
u32 shmem_base,
u32 shmem2_base,
u8 port)
{
u8 phy_index, fan_failure_det_req = 0;
struct elink_phy phy;
for (phy_index = ELINK_EXT_PHY1; phy_index < ELINK_MAX_PHYS;
phy_index++) {
if (elink_populate_phy(cb, phy_index, shmem_base, shmem2_base,
port, &phy)
!= ELINK_STATUS_OK) {
ELINK_DEBUG_P0(cb, "populate phy failed\n");
return 0;
}
fan_failure_det_req |= (phy.flags &
ELINK_FLAGS_FAN_FAILURE_DET_REQ);
}
return fan_failure_det_req;
}
#endif
#ifdef ELINK_AUX_POWER
void elink_enable_pmd_tx(struct elink_params *params)
{
u8 phy_index;
elink_set_mdio_emac_per_phy(params->cb, params);
for (phy_index = ELINK_EXT_PHY1; phy_index < ELINK_MAX_PHYS;
phy_index++) {
switch (params->phy[phy_index].type) {
case PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727:
case PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727_NOC:
case PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8722:
elink_cl45_write(params->cb, ¶ms->phy[phy_index],
MDIO_PMA_DEVAD,
MDIO_PMA_REG_TX_DISABLE, 0);
default:
break;
}
}
}
#endif
void elink_hw_reset_phy(struct elink_params *params)
{
u8 phy_index;
struct elink_dev *cb = params->cb;
elink_update_mng(params, 0);
elink_bits_dis(cb, NIG_REG_MASK_INTERRUPT_PORT0 + params->port*4,
(ELINK_NIG_MASK_XGXS0_LINK_STATUS |
ELINK_NIG_MASK_XGXS0_LINK10G |
ELINK_NIG_MASK_SERDES0_LINK_STATUS |
ELINK_NIG_MASK_MI_INT));
for (phy_index = ELINK_INT_PHY; phy_index < ELINK_MAX_PHYS;
phy_index++) {
if (params->phy[phy_index].hw_reset) {
params->phy[phy_index].hw_reset(
¶ms->phy[phy_index],
params);
params->phy[phy_index] = phy_null;
}
}
}
#ifdef ELINK_ENHANCEMENTS
void elink_init_mod_abs_int(struct elink_dev *cb, struct elink_vars *vars,
u32 chip_id, u32 shmem_base, u32 shmem2_base,
u8 port)
{
u8 gpio_num = 0xff, gpio_port = 0xff, phy_index;
u32 val;
u32 offset, aeu_mask, swap_val, swap_override, sync_offset;
if (CHIP_IS_E3(chip_id)) {
if (elink_get_mod_abs_int_cfg(cb, chip_id,
shmem_base,
port,
&gpio_num,
&gpio_port) != ELINK_STATUS_OK)
return;
} else {
struct elink_phy phy;
for (phy_index = ELINK_EXT_PHY1; phy_index < ELINK_MAX_PHYS;
phy_index++) {
if (elink_populate_phy(cb, phy_index, shmem_base,
shmem2_base, port, &phy)
!= ELINK_STATUS_OK) {
ELINK_DEBUG_P0(cb, "populate phy failed\n");
return;
}
if (phy.type == PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8726) {
gpio_num = MISC_REGISTERS_GPIO_3;
gpio_port = port;
break;
}
}
}
if (gpio_num == 0xff)
return;
ELINK_SET_GPIO(cb, gpio_num, MISC_REGISTERS_GPIO_INPUT_HI_Z, gpio_port);
swap_val = REG_RD(cb, NIG_REG_PORT_SWAP);
swap_override = REG_RD(cb, NIG_REG_STRAP_OVERRIDE);
gpio_port ^= (swap_val && swap_override);
vars->aeu_int_mask = AEU_INPUTS_ATTN_BITS_GPIO0_FUNCTION_0 <<
(gpio_num + (gpio_port << 2));
sync_offset = shmem_base +
OFFSETOF(struct shmem_region,
dev_info.port_hw_config[port].aeu_int_mask);
REG_WR(cb, sync_offset, vars->aeu_int_mask);
ELINK_DEBUG_P3(cb, "Setting MOD_ABS (GPIO%d_P%d) AEU to 0x%x\n",
gpio_num, gpio_port, vars->aeu_int_mask);
if (port == 0)
offset = MISC_REG_AEU_ENABLE1_FUNC_0_OUT_0;
else
offset = MISC_REG_AEU_ENABLE1_FUNC_1_OUT_0;
aeu_mask = REG_RD(cb, offset);
aeu_mask |= vars->aeu_int_mask;
REG_WR(cb, offset, aeu_mask);
val = REG_RD(cb, MISC_REG_GPIO_EVENT_EN);
val |= 1 << (gpio_num + (gpio_port << 2));
REG_WR(cb, MISC_REG_GPIO_EVENT_EN, val);
}
#endif
#endif
#ifdef ELINK_AUX_POWER
void elink_adjust_phy_func_ptr(struct elink_params *params)
{
u32 phy_idx;
struct elink_phy phy, *cur_phy;
for (phy_idx = ELINK_INT_PHY; phy_idx < ELINK_MAX_PHYS; phy_idx++) {
cur_phy = ¶ms->phy[phy_idx];
switch (cur_phy->type) {
case PORT_HW_CFG_XGXS_EXT_PHY_TYPE_DIRECT:
#ifndef EXCLUDE_WARPCORE
phy = phy_warpcore;
#else
phy = phy_xgxs;
#endif
break;
#ifndef EXCLUDE_BCM8727_BCM8073
case PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8073:
phy = phy_8073;
break;
#endif
#ifndef EXCLUDE_BCM8705
case PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8705:
phy = phy_8705;
break;
#endif
#ifndef EXCLUDE_BCM87x6
case PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8706:
phy = phy_8706;
break;
case PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8726:
phy = phy_8726;
break;
#endif
#ifndef EXCLUDE_BCM8727_BCM8073
case PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8727:
phy = phy_8727;
break;
#endif
#ifndef EXCLUDE_BCM8481
case PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM8481:
phy = phy_8481;
break;
case PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84823:
phy = phy_84823;
break;
#endif
#ifndef EXCLUDE_BCM84833
case PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM84833:
phy = phy_84833;
break;
#endif
#ifndef EXCLUDE_BCM54618SE
case PORT_HW_CFG_XGXS_EXT_PHY_TYPE_BCM54618SE:
phy = phy_54618se;
break;
#endif
#ifndef EXCLUDE_SFX7101
case PORT_HW_CFG_XGXS_EXT_PHY_TYPE_SFX7101:
phy = phy_7101;
break;
#endif
case PORT_HW_CFG_XGXS_EXT_PHY_TYPE_FAILURE:
phy = phy_null;
return;
default:
phy = phy_null;
continue;
}
cur_phy->config_init = phy.config_init;
cur_phy->read_status = phy.read_status;
cur_phy->link_reset = phy.link_reset;
cur_phy->config_loopback = phy.config_loopback;
cur_phy->format_fw_ver = phy.format_fw_ver;
cur_phy->hw_reset = phy.hw_reset;
cur_phy->set_link_led = phy.set_link_led;
cur_phy->phy_specific_func = phy.phy_specific_func;
}
}
#ifndef EXCLUDE_COMMON_INIT
elink_status_t elink_get_phy_temperature(struct elink_params *params,
u32 *temp_reading, u8 path, u8 port)
{
struct elink_phy *phy;
u16 cmd_args[PHY84833_CMDHDLR_MAX_ARGS];
elink_status_t rc;
u8 idx;
for (idx = 0; idx < PHY84833_CMDHDLR_MAX_ARGS; idx++)
cmd_args[idx] = 0;
for (idx = 0; idx < params->num_phys; idx++) {
phy = ¶ms->phy[idx];
if (phy->flags & ELINK_FLAGS_TEMPERATURE) {
rc = elink_84833_cmd_hdlr(phy, params,
PHY84833_CMD_GET_CURRENT_TEMP,
cmd_args,
PHY84833_CMDHDLR_MAX_ARGS);
if ((path == 0) && (cmd_args[1] == 0))
cmd_args[1] = cmd_args[0] + 5;
if (cmd_args[0] > cmd_args[1])
*temp_reading = (u32)cmd_args[0];
else
*temp_reading = (u32)cmd_args[1];
return rc;
}
}
return ELINK_STATUS_ERROR;
}
#ifndef EXCLUDE_WARPCORE
void set_cfg_pin(struct elink_dev *cb, u32 pin_cfg, u32 val)
{
elink_set_cfg_pin(cb, pin_cfg, val);
}
int get_cfg_pin(struct elink_dev *cb, u32 pin_cfg, u32 *val)
{
return elink_get_cfg_pin(cb, pin_cfg, val);
}
void elink_force_link(struct elink_params *params, int enable) {
struct elink_phy *phy = ¶ms->phy[ELINK_INT_PHY];
struct elink_dev *cb = params->cb;
u8 lane = elink_get_warpcore_lane(phy, params);
u16 val;
CL22_WR_OVER_CL45(cb, phy, MDIO_REG_BANK_AER_BLOCK,
MDIO_AER_BLOCK_AER_REG, 0);
elink_cl45_read(cb, phy, MDIO_PMA_DEVAD,
MDIO_WC_REG_XGXSBLK2_LANE_RESET, &val);
if (enable)
val &= ~(0x11 << lane);
else
val |= (0x11 << lane);
elink_cl45_write(cb, phy, MDIO_PMA_DEVAD,
MDIO_WC_REG_XGXSBLK2_LANE_RESET,
val);
elink_set_aer_mmd(params, phy);
}
#endif
#endif
#endif
