F_CM_MEMMGR_INIT
t1_write_reg_4(adapter, A_TP_RESET, F_CM_MEMMGR_INIT);
busy = t1_wait_op_done(adapter, A_TP_RESET, F_CM_MEMMGR_INIT,