CR_RR
stream->base + AUICH_REG_X_CR, CR_RR);
auich_reg_write_8(&stream->card->config, stream->base + AUICH_REG_X_CR, CR_RR);