AR_PHY_PLL_CTL_40
#define AR_PHY_PLL_CTL_40 0x18 /* 40 MHz */
#define AR_PHY_PLL_CTL_40 0xaa /* 40 MHz */