AR_IMR_S2
#define AR_IMR_S2 0x00ac /* Secondary interrupt mask reg 2 */
#define AR_IMR_S2 0x00ac /* MAC Secondary interrupt mask register 2 */