AR_IMR_S0
#define AR_IMR_S0 0x00a4 /* Secondary interrupt mask reg 0 */
#define AR_IMR_S0 0x00a4 /* MAC Secondary interrupt mask register 0 */