HSIC_PAD_TRK_CTL_TRK_DONE_RESET_TIMER
reg &= ~HSIC_PAD_TRK_CTL_TRK_DONE_RESET_TIMER(~0);
reg |= HSIC_PAD_TRK_CTL_TRK_DONE_RESET_TIMER(0x0a);