GICR_ISENABLER0
gic_r_write(sc, 4, GICR_SGI_BASE_SIZE + GICR_ISENABLER0,
VGIC_REGISTER(GICR_ISENABLER0, 4, VGIC_32_BIT, redist_ienabler0_read,