GICD_SGIR
gic_d_write_4(sc, GICD_SGIR, val | gi->gi_irq);
VGIC_REGISTER_RAZ_WI(GICD_SGIR, 4, VGIC_32_BIT),