ET_RX_INTR_DELAY
CSR_WRITE_4(sc, ET_RX_INTR_DELAY, sc->sc_rx_intr_delay);
CSR_WRITE_4(sc, ET_RX_INTR_DELAY, v);