_RES_MAC
#define RD4(sc, reg) bus_read_4((sc)->res[_RES_MAC], (reg))
#define WR4(sc, reg, val) bus_write_4((sc)->res[_RES_MAC], (reg), (val))