UPHY_PLL_P0_CTL8_PLL0_RCAL_CLK_EN
reg |= UPHY_PLL_P0_CTL8_PLL0_RCAL_CLK_EN;
reg &= ~UPHY_PLL_P0_CTL8_PLL0_RCAL_CLK_EN;