UPHY_PLL_P0_CTL1_PLL0_FREQ_NDIV
reg &= ~UPHY_PLL_P0_CTL1_PLL0_FREQ_NDIV(~0);
reg |= UPHY_PLL_P0_CTL1_PLL0_FREQ_NDIV(0x19);