UPHY_PLL_P0_CTL1_PLL0_PWR_OVRD
reg |= UPHY_PLL_P0_CTL1_PLL0_PWR_OVRD;
reg &= ~UPHY_PLL_P0_CTL1_PLL0_PWR_OVRD;