TCC_REG_OFFSET
mask = (TCC_NUM_SETTINGS - 1) << TCC_REG_OFFSET;
msr |= (val << TCC_REG_OFFSET) | TCC_ENABLE_ONDEMAND;
val = (msr >> TCC_REG_OFFSET) & (TCC_NUM_SETTINGS - 1);