SSI1_CLK_SEL_S
reg &= ~(SSI_CLK_SEL_M << SSI1_CLK_SEL_S);
reg |= (SSI_CLK_SEL_PLL4 << SSI1_CLK_SEL_S);