RK3066_CLK_PLL_REFDIV_SHIFT
RK3066_CLK_PLL_REFDIV_SHIFT;
reg |= (rates->refdiv - 1)<< RK3066_CLK_PLL_REFDIV_SHIFT;