PLLM_OUT
GATE_PLL(0, "pllM_out1", "pllM_out1_div", PLLM_OUT, 0),
DIV7_1(0, "pllM_out1_div", "pllM_out0", PLLM_OUT, 8),