PLLC4_OUT
GATE_PLL(0, "pllC4_out3", "pllC4_out3_div", PLLC4_OUT, 0),
DIV7_1(0, "pllC4_out3_div", "pllC4_out0", PLLC4_OUT, 8),