GIC_FIRST_SPI
#define GIC_FIRST_SPI 32 /* Irqs 32+ are shared peripherals. */
#define GIC_FIRST_SPI 32