AR_PHY_PLL_CTL_44
#define AR_PHY_PLL_CTL_44 0x19 /* 44 MHz for 11b channels and FPGA */
#define AR_PHY_PLL_CTL_44 0xab /* 44 MHz for 11b, 11g */