AR_IMR_S4
#define AR_IMR_S4 0x00b4 /* Secondary interrupt mask reg 4 */
#define AR_IMR_S4 0x00b4 /* MAC Secondary interrupt mask register 4 */