AR_IMR_S3
#define AR_IMR_S3 0x00b0 /* Secondary interrupt mask reg 3 */
#define AR_IMR_S3 0x00b0 /* MAC Secondary interrupt mask register 3 */