AR_IMR_S1
#define AR_IMR_S1 0x00a8 /* Secondary interrupt mask reg 1 */
#define AR_IMR_S1 0x00a8 /* MAC Secondary interrupt mask register 1 */